Time Exceptions in Sequence Diagrams

Size: px
Start display at page:

Download "Time Exceptions in Sequence Diagrams"

Transcription

1 in Sequence Diagrams Oddleif Halvorsen, Ragnhild Kobro Runde, Øystein Haugen 02-Oct-2006 MARTES 2006 at MoDELS

2 Summary Introducing time exceptions improve the completeness of sequence diagram descriptions without obscuring the readability of the specification. A concrete syntax is suggested and motivated Formal semantics are given showing compositionality associativity of time exceptions that adding a time exception is a refinement that refinement is monotonic wrt. time exceptions meaning that the main part and the exceptional parts can be refined separately 02-Oct-2006 MARTES 2006 at MoDELS

3 Time constraints in proper UML 2 02-Oct-2006 MARTES 2006 at MoDELS

4 Why exceptions? Focus on the entering of the PIN sd Withdrawal :Bank Cardid(cid) ref EnterPin Code(cid, pin) msg( Select amount ) Amount(selectedAmount) OK Withdraw(selectedAmount) Money(selectedAmount) card 02-Oct-2006 MARTES 2006 at MoDELS

5 The PIN was not entered properly sd EnterPin The PIN is not fully received by the ATM msg( Enter PIN ) loop(4) Digit {0..5} Exception UserLeftCard sd UserLeftCard... but we want to specify what should happen then msg( Service canceled. ) terminate 02-Oct-2006 MARTES 2006 at MoDELS

6 Returning from recovery sd Withdrawal catch Cardid(cid) :Bank sd ATMPinValidationTimeout ref EnterPin msg( Select amount ) Amount(selectedAmount) Money(selectedAmount) Card The ATM does not receive the OK in time Code(cid, pin) {0..3} OK(maxAmount) Withdraw(selectedAmount) Exception ATMPinValidationTimeout sd ATMCancel Exception ATMCancel Code(cid, pin) {0..3} OK(maxAmount) return :Bank returning to the exception caller... Msg( Bank timeout ) card terminate... unless it fails again and no OK comes 02-Oct-2006 MARTES 2006 at MoDELS

7 Exception semantics sd Withdrawal catch The ATM has not received the OK in time, and cannot proceed until this has been handled Cardid(cid) :Bank sd ATMPinValidationTimeout ref EnterPin msg( Select amount ) Amount(selectedAmount) Money(selectedAmount) Card... But butthe thebank and and the the User does not know about the exception. Code(cid, pin) {0..3} OK(maxAmount) Withdraw(selectedAmount) Exception ATMPinValidationTimeout sd ATMCancel Msg( Bank timeout ) card Exception ATMCancel Code(cid, pin) {0..3} OK(maxAmount) return :Bank terminate 02-Oct-2006 MARTES 2006 at MoDELS

8 TimedSTAIRS Defines denotational trace semantics for timed sequence diagrams. An event is a triple (kind, message, timestamp tag) where kind is either sending, reception or consumption message is a triple (signal, transmitter, receiver) timestamp tag is a placeholder for real timestamp values The semantics of a sequence diagram d is a pair (p,n) p is a set of positive, i.e. valid traces n is a set of negative, i.e. invalid traces traces that are neither positive nor negative are inconclusive If a time constraint is broken, the described traces are negative. 02-Oct-2006 MARTES 2006 at MoDELS

9 Refinement in TimedSTAIRS Positive Supplementing Inconclusive Narrowing A sequence diagram d with semantics (p',n') is a refinement of a sequence diagram d with semantics (p,n) iff n n' p p n' Negative 02-Oct-2006 MARTES 2006 at MoDELS

10 STAIRS semantics for q: the event that may never arrive C: the time constraint on q Textual syntax: e: the exception handling when C is violated The semantics of such a diagram is the combination of The semantics without the exception, i.e. the semantics of The semantics of d 1 and d 2 in parallel with the exception e, such that the exception handling does not start too early (this is negative). for the lifeline of q, the exception handling comes strictly after d 1 and strictly before d 2. Also: formal semantics for return, terminate and catch 02-Oct-2006 MARTES 2006 at MoDELS

11 Results: Associativity We have associativity with respect to exceptions, i.e. = 02-Oct-2006 MARTES 2006 at MoDELS

12 Results: Refinement Adding a time constraint with an exception is a valid refinement: Refinement is monotonic with respect to exceptions, meaning that the main diagram and the exception can be refined separately: 02-Oct-2006 MARTES 2006 at MoDELS

13 Summary Introducing time exceptions improve the completeness of sequence diagram descriptions without obscuring the readability of the specification. A concrete syntax is suggested and motivated Formal semantics are given showing compositionality associativity of time exceptions that adding a time exception is a refinement that refinement is monotonic wrt. time exceptions meaning that the main part and the exceptional parts can be refined separately 02-Oct-2006 MARTES 2006 at MoDELS

Behavior Modeling with UML 2.0

Behavior Modeling with UML 2.0 Behavior Modeling with UML 2.0 28-Apr-04 Haugen / Møller-Pedersen 1 UML standardization within OMG for Ericsson better tools Requirements from improved developers world-wide Ericsson UML standardization

More information

Refining UML specifications. - the STAIRS method. Ragnhild Kobro Runde. Joint work with Ketil Stølen and Øystein Haugen. Ragnhild Kobro Runde

Refining UML specifications. - the STAIRS method. Ragnhild Kobro Runde. Joint work with Ketil Stølen and Øystein Haugen. Ragnhild Kobro Runde Refining UML specifications - the STAIRS method Joint work with Ketil Stølen and Øystein Haugen SARDAS-seminar 21.05.2008 / Refining UML specifications / Slide 1 Outline Introduction to sequence diagrams.

More information

Semantics Preservation of Sequence

Semantics Preservation of Sequence Semantics Preservation of Sequence Diagram Aspects Jon Oldevik, Øystein Haugen Department of Informatics, University of Oslo, Norway SINTEF Information and Communication Technology, Norway jonold at ifi.uio.no

More information

STAIRS Understanding and Developing Specifications Expressed as UML Interaction Diagrams

STAIRS Understanding and Developing Specifications Expressed as UML Interaction Diagrams STAIRS Understanding and Developing Specifications Expressed as UML Interaction Diagrams Doctoral Dissertation by Ragnhild Kobro Runde Submitted to the Faculty of Mathematics and Natural Sciences at the

More information

Software Specification 2IX20

Software Specification 2IX20 Software Specification 2IX20 Julien Schmaltz (slides from A. Serebrenik) Lecture 05: Interaction diagrams / Sequence diagrams This week sources Slides by Site by David Meredith, Aalborg University, DK

More information

Specifying Precise Use Cases with Use Case Charts

Specifying Precise Use Cases with Use Case Charts Specifying Precise Use Cases with Use Case Charts Jon Whittle Dept of Information & Software Engineering George Mason University 4400 University Drive Fairfax, VA 22030 jwhittle@ise.gmu.edu Abstract. Use

More information

Sequence Diagrams. Massimo Felici. Massimo Felici Sequence Diagrams c

Sequence Diagrams. Massimo Felici. Massimo Felici Sequence Diagrams c Sequence Diagrams Massimo Felici What are Sequence Diagrams? Sequence Diagrams are interaction diagrams that detail how operations are carried out Interaction diagrams model important runtime interactions

More information

The learning objectives of this chapter are the followings. At the end of this chapter, you shall

The learning objectives of this chapter are the followings. At the end of this chapter, you shall Chapter 5 Sequence diagrams In the previous chapters, we have seen different diagrams. Use case diagrams describe tasks that a system is supposed to perform. It gives high-level information about how a

More information

Specifying Precise Use Cases

Specifying Precise Use Cases Specifying Precise Use Cases Jon Whittle Dept of Information & Software Engineering George Mason University 4400 University Drive Fairfax, VA 22030 jwhittle@ise.gmu.edu Abstract. Despite attempts to formalize

More information

Assert and negate revisited: Modal semantics for UML sequence diagrams

Assert and negate revisited: Modal semantics for UML sequence diagrams Softw Syst Model (2008) 7:237 252 DOI 10.1007/s10270-007-0054-z REGULAR PAPER Assert and negate revisited: Modal semantics for UML sequence diagrams David Harel Shahar Maoz Received: 26 August 2006 / Revised:

More information

A Formal Approach to Model Refactoring and Model Refinement

A Formal Approach to Model Refactoring and Model Refinement Software and Systems Modeling manuscript No. (will be inserted by the editor) A Formal Approach to Model Refactoring and Model Refinement Ragnhild Van Der Straeten, Viviane Jonckers, Tom Mens 2 System

More information

Question Sheet There are a number of criticisms to UML. List a number of these criticisms.

Question Sheet There are a number of criticisms to UML. List a number of these criticisms. Question Sheet 1 Name: ID: These questions do not have a formal, definitive answer. They are meant to be food for thoughts. Feel free to seek answers on browsing the Internet, talking to other software

More information

A formal approach to model refactoring and model refinement

A formal approach to model refactoring and model refinement Softw Syst Model DOI 101007/s10270-006-0025-9 SPECIAL ISSUE PAPER A formal approach to model refactoring and model refinement Ragnhild Van Der Straeten Viviane Jonckers Tom Mens Received: 4 February 2005

More information

Sequence Diagrams. Sequence Diagrams. Version Sequence Diagrams are. History. simple powerful readable used to describe interaction sequences

Sequence Diagrams. Sequence Diagrams. Version Sequence Diagrams are. History. simple powerful readable used to describe interaction sequences Sequence Diagrams Version 020913 INF-UIT 2002 / Basic Sequence Diagrams / Slide 1 Sequence Diagrams Sequence Diagrams are simple powerful readable used to describe interaction sequences History Has been

More information

Motivation: Model-driven. driven Engineering. Semantics of Model Transformation. Reiko Heckel University of Leicester, UK

Motivation: Model-driven. driven Engineering. Semantics of Model Transformation. Reiko Heckel University of Leicester, UK Semantics of Model Transformation Reiko Heckel University of Leicester, UK, University of Birmingham, 1 March 2007 Motivation: Model-driven driven Engineering Focus and primary artifacts are models instead

More information

From Interaction Overview Diagrams to Temporal Logic

From Interaction Overview Diagrams to Temporal Logic From Interaction Overview Diagrams to Temporal Logic Politecnico di Milano Dipartimento di Elettronica e Informazione Luciano Baresi, Angelo Morzenti, Alfredo Motta, Matteo Rossi {baresi morzenti motta

More information

Tool Support for Design Inspection: Automatic Generation of Questions

Tool Support for Design Inspection: Automatic Generation of Questions Tool Support for Design Inspection: Automatic Generation of Questions Tim Heyer Department of Computer and Information Science, Linköping University, S-581 83 Linköping, Email: Tim.Heyer@ida.liu.se Contents

More information

Specification-based Testing for Refinement

Specification-based Testing for Refinement Specification-based Testing for Refinement T. Kahsai 1 M. Roggenbach 1 H. Schlingloff 2 1 Swansea University, Wales 2 Humboldt University Berlin / Fraunhofer FIRST, Germany SEFM 2007 13.09.07 - London

More information

Current Issues and Future Trends. Architectural Interchange

Current Issues and Future Trends. Architectural Interchange Current Issues and Future Trends 1 Current Issues and Future Trends Architectural interchange Architectural toolkit Architectural refinement Architectural view integration Bringing architectures to the

More information

Sofware Requirements Engineeing

Sofware Requirements Engineeing Sofware Requirements Engineeing Three main tasks in RE: 1 Elicit find out what the customers really want. Identify stakeholders, their goals and viewpoints. 2 Document write it down (Requirements Specification).

More information

Business-Driven Software Engineering Lecture 5 Business Process Model and Notation

Business-Driven Software Engineering Lecture 5 Business Process Model and Notation Business-Driven Software Engineering Lecture 5 Business Process Model and Notation Jochen Küster jku@zurich.ibm.com Agenda BPMN Introduction BPMN Overview BPMN Advanced Concepts Introduction to Syntax

More information

Homework 2 50 points. CSE422 Computer Networking Spring 2018

Homework 2 50 points. CSE422 Computer Networking Spring 2018 Homework 2 50 points ATM Application-Level Protocol (10 points) Design and describe an application-level protocol to be used between an automatic teller machine and a bank s centralized computer. Your

More information

EmpAnADa Project. Christian Lange. June 4 th, Eindhoven University of Technology, The Netherlands.

EmpAnADa Project. Christian Lange. June 4 th, Eindhoven University of Technology, The Netherlands. EmpAnADa Project C.F.J.Lange@tue.nl June 4 th, 2004 Eindhoven University of Technology, The Netherlands Outline EmpAnADa introduction Part I Completeness and consistency in detail Part II Background UML

More information

Synchronous Specification

Synchronous Specification Translation Validation for Synchronous Specification in the Signal Compiler Van-Chan Ngo Jean-Pierre Talpin Thierry Gautier INRIA Rennes, France FORTE 2015 Construct a modular translation validationbased

More information

Importance of Rational ROSE in Software Development Process Models

Importance of Rational ROSE in Software Development Process Models Importance of Rational ROSE in Software Development Process Models Dr. Ahmad Al-Rababah Rational ROSE An introduction The advantages of visual modeling Modeling is a way of thinking about the problems

More information

CS 215 Spring 2018 Project 2

CS 215 Spring 2018 Project 2 1 CS 215 Spring 2018 Project 2 Learning Objectives: - Use of parallel arrays to store data - Writing functions from a detailed design document - Reading data from files and writing data to files - More

More information

Exercise Unit 2: Modeling Paradigms - RT-UML. UML: The Unified Modeling Language. Statecharts. RT-UML in AnyLogic

Exercise Unit 2: Modeling Paradigms - RT-UML. UML: The Unified Modeling Language. Statecharts. RT-UML in AnyLogic Exercise Unit 2: Modeling Paradigms - RT-UML UML: The Unified Modeling Language Statecharts RT-UML in AnyLogic Simulation and Modeling I Modeling with RT-UML 1 RT-UML: UML Unified Modeling Language a mix

More information

Object Oriented Methods with UML. Lecture -4

Object Oriented Methods with UML. Lecture -4 Object Oriented Methods with UML Lecture -4 Topics Class diagram with sample code Interaction diagram Sequence Diagram Collaboration Diagram Class Diagram with sample code +name: char #email: char #CNumber:

More information

Lecture 8: Use Cases and Scenarios

Lecture 8: Use Cases and Scenarios Softwaretechnik / Software-Engineering Lecture 8: Use Cases and Scenarios 2016-06-02 Prof. Dr. Andreas Podelski, Dr. Bernd Westphal Albert-Ludwigs-Universität Freiburg, Germany 8 2016-06-02 main Topic

More information

INTRODUCTION TO UNIFIED MODELING MODEL (UML) & DFD. Slides by: Shree Jaswal

INTRODUCTION TO UNIFIED MODELING MODEL (UML) & DFD. Slides by: Shree Jaswal INTRODUCTION TO UNIFIED MODELING MODEL (UML) & DFD Slides by: Shree Jaswal What is UML? 2 It is a standard graphical language for modeling object oriented software. It was developed in mid 90 s by collaborative

More information

CS211 Lecture: Modeling Dynamic Behaviors of Systems; Interaction Diagrams and Statecharts Diagrams in UML

CS211 Lecture: Modeling Dynamic Behaviors of Systems; Interaction Diagrams and Statecharts Diagrams in UML CS211 Lecture: Modeling Dynamic Behaviors of Systems; Interaction Diagrams and Statecharts Diagrams in UML Objectives: 1. To introduce the notion of dynamic analysis 2. To show how to create and read Sequence

More information

Describing the architecture: Creating and Using Architectural Description Languages (ADLs): What are the attributes and R-forms?

Describing the architecture: Creating and Using Architectural Description Languages (ADLs): What are the attributes and R-forms? Describing the architecture: Creating and Using Architectural Description Languages (ADLs): What are the attributes and R-forms? CIS 8690 Enterprise Architectures Duane Truex, 2013 Cognitive Map of 8090

More information

INF5120, Lecture 10 March 19th, 2018 UML Interactions (Sequence Diagrams) and UML State Machines

INF5120, Lecture 10 March 19th, 2018 UML Interactions (Sequence Diagrams) and UML State Machines INF5120, Lecture 10 March 19th, 2018 UML Interactions (Sequence Diagrams) and UML State Machines, ØUC Arne J. Berre, UiO/SINTEF 1 Overview of lecture Sequence Diagrams What are they intended for? Where

More information

Restricted Use Case Modeling Approach

Restricted Use Case Modeling Approach RUCM TAO YUE tao@simula.no Simula Research Laboratory Restricted Use Case Modeling Approach User Manual April 2010 Preface Use case modeling is commonly applied to document requirements. Restricted Use

More information

Symbolic Trajectory Evaluation - A Survey

Symbolic Trajectory Evaluation - A Survey Automated Verification Symbolic Trajectory Evaluation - A Survey by Mihaela Gheorghiu Department of Computer Science University of Toronto Instructor: Prof. Marsha Chechik January 3, 24 Motivation Simulation

More information

Modeling Security Concerns During Early Development Lifecycle Stages

Modeling Security Concerns During Early Development Lifecycle Stages Modeling Security Concerns During Early Development Lifecycle Stages Prof. Jon Whittle Dept. of Computing Lancaster University Motivation (1) Secure programming techniques are now relatively well understood

More information

ALERT SIA-IP driver. When installing the software ALERT, the driver "SIA-IP" should be selected (Component "Alert" option "Communication drivers").

ALERT SIA-IP driver. When installing the software ALERT, the driver SIA-IP should be selected (Component Alert option Communication drivers). ALERT SIA-IP driver 1) Installation A) Installation of the SIA-IP driver When installing the software ALERT, the driver "SIA-IP" should be selected (Component "Alert" option "Communication drivers"). If

More information

03-186r3r3 SAS-1.1 Transport layer retries 25 October 2003

03-186r3r3 SAS-1.1 Transport layer retries 25 October 2003 To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 25 October 2003 Subject: 03-186r3r3 SAS-1.1 Transport layer retries Revision history Revision 0 (6 May 2003) first revision Revision

More information

Object-Interaction Diagrams: Sequence Diagrams UML

Object-Interaction Diagrams: Sequence Diagrams UML Object-Interaction Diagrams: Sequence Diagrams UML Communication and Time In communication diagrams, ordering of messages is achieved by labelling them with sequence numbers This does not make temporal

More information

Unified Modeling Language

Unified Modeling Language Unified Modeling Language Software technology Szoftvertechnológia Dr. Balázs Simon BME, IIT Outline UML Diagrams: Sequence Diagram Communication Diagram Interaction Overview Diagram Dr. Balázs Simon, BME,

More information

Agenda.

Agenda. Agenda Part 1 Introduction to MDD for RT/E systems & MARTE in a nutshell Part 2 Non-functional properties modeling Outline of the Value Specification Language (VSL) Part 3 The timing model Part 4 A component

More information

Physical Modeling of Data Warehouses using UML

Physical Modeling of Data Warehouses using UML Department of Software and Computing Systems Physical Modeling of Data Warehouses using UML Sergio Luján-Mora Juan Trujillo DOLAP 2004 Contents Motivation UML extension mechanisms DW design framework DW

More information

Death by Accidental Complexity

Death by Accidental Complexity Erlang Solutions Ltd Death by Accidental Complexity QCon London, March 12, 2010 Ulf Wiger, CTO Erlang Solutions Ltd. Ulf Wiger ulf.wiger@erlang-solutions.com Brain-dead concurrency A.k.a. Embarrassingly

More information

REPROTOOL Workflow (Textual documents in SW development) D3S Seminar

REPROTOOL Workflow (Textual documents in SW development) D3S Seminar REPROTOOL Workflow (ual documents in SW development) D3S Seminar 2011-04-27 http://d3s.mff.cuni.cz Viliam Šimko simko@d3s.mff.cuni.cz CHARLES UNIVERSITY IN PRAGUE faculty of mathematics and physics ual

More information

Before We Start. How to Represent the Architecture of Your Application Using UML 2.0 and More. O que catchup, x-burger e Peter Pan têm em comum?

Before We Start. How to Represent the Architecture of Your Application Using UML 2.0 and More. O que catchup, x-burger e Peter Pan têm em comum? How to Represent the Architecture of Your Application Using UML 2.0 and More Paulo Merson Software Engineering Institute Pittsburgh, PA pfm@sei.cmu.edu www.sei.cmu.edu/architecture Before We Start O que

More information

Definition of Information Systems

Definition of Information Systems Information Systems Modeling To provide a foundation for the discussions throughout this book, this chapter begins by defining what is actually meant by the term information system. The focus is on model-driven

More information

IP Pay. End User System Reference Manual. Document revision October 2008

IP Pay. End User System Reference Manual. Document revision October 2008 IP Pay End User System Reference Manual Document revision 1.3 6 October 2008 1 Table of Contents Introduction 3 DECLINE Response Codes 4 AVS Result Codes 7 CVV2/CVC/CID Result Codes 9 CAVV Result Codes

More information

USE CASE BASED REQUIREMENTS VERIFICATION

USE CASE BASED REQUIREMENTS VERIFICATION USE CASE BASED REQUIREMENTS VERIFICATION Verifying the consistency between use cases and assertions Stéphane S. Somé, Divya K. Nair School of Information Technology and Engineering (SITE), University of

More information

Verification of the Requirements Specification

Verification of the Requirements Specification Software Verification and Validation (VIMMD052) Verification of the Requirements Specification Istvan Majzik majzik@mit.bme.hu Budapest University of Technology and Economics Dept. of Measurement and Information

More information

Guidelines for deployment of MathWorks R2010a toolset within a DO-178B-compliant process

Guidelines for deployment of MathWorks R2010a toolset within a DO-178B-compliant process Guidelines for deployment of MathWorks R2010a toolset within a DO-178B-compliant process UK MathWorks Aerospace & Defence Industry Working Group Guidelines for deployment of MathWorks R2010a toolset within

More information

Conceptual modeling for ETL

Conceptual modeling for ETL Conceptual modeling for ETL processes Author: Dhananjay Patil Organization: Evaltech, Inc. Evaltech Research Group, Data Warehousing Practice. Date: 08/26/04 Email: erg@evaltech.com Abstract: Due to the

More information

MobiMoney Framework Card Control Card Alerts

MobiMoney Framework Card Control Card Alerts MobiMoney Framework Card Control Card Alerts Application Install Start Once you decide to try MobiMoney, download the MobiMoney application from either the App Store or Google Play. A gray spring board

More information

Payment Security: Attacks & Defences

Payment Security: Attacks & Defences Payment Security: Attacks & Defences Dr Steven J Murdoch University College London COMPGA03, 2014-12-02 UK fraud is going up again Chip & PIN deployment period Losses ( m) 0 50 100 150 200 250 300 Card

More information

Summary of the course lectures

Summary of the course lectures Summary of the course lectures 1 Components and Interfaces Components: Compile-time: Packages, Classes, Methods, Run-time: Objects, Invocations, Interfaces: What the client needs to know: Syntactic and

More information

STEPWISE DESIGN WITH MESSAGE SEQUENCE CHARTS *

STEPWISE DESIGN WITH MESSAGE SEQUENCE CHARTS * STEPWISE DESIGN WITH MESSAGE SEQUENCE CHARTS * Ferhat Khendek¹, Stephan Bourduas¹, Daniel Vincent² ¹Department of Electrical and Computer Engineering, Concordia University 1455, de Maisonnneuve W., Montréal

More information

Assert and Negate Revisited: Modal Semantics for UML Sequence Diagrams

Assert and Negate Revisited: Modal Semantics for UML Sequence Diagrams Assert and Negate Revisited: Modal Semantics for UML Sequence Diagrams David Harel dharel@weizmann.ac.il (preliminary version) The Weizmann Institute of Science, Rehovot, Israel Shahar Maoz shahar.maoz@weizmann.ac.il

More information

T10/03-186r2 SAS-1.1 Transport layer retries

T10/03-186r2 SAS-1.1 Transport layer retries To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) and Jim Jones, Quantum (jim.jones@quantum.com) Date: 28 July 2003 Subject: T10/03-186r1 SAS-1.1 Transport layer retries T10/03-186r2 SAS-1.1

More information

ATOMIC COMMITMENT Or: How to Implement Distributed Transactions in Sharded Databases

ATOMIC COMMITMENT Or: How to Implement Distributed Transactions in Sharded Databases ATOMIC COMMITMENT Or: How to Implement Distributed Transactions in Sharded Databases We talked about transactions and how to implement them in a single-node database. We ll now start looking into how to

More information

Multi-event IDS Categories. Introduction to Misuse Intrusion Detection Systems (IDS) Formal Specification of Intrusion Signatures and Detection Rules

Multi-event IDS Categories. Introduction to Misuse Intrusion Detection Systems (IDS) Formal Specification of Intrusion Signatures and Detection Rules Formal Specification of Intrusion Signatures and Detection Rules By Jean-Philippe Pouzol and Mireille Ducassé 15 th IEEE Computer Security Foundations Workshop 2002 Presented by Brian Kellogg CSE914: Formal

More information

Object-Oriented Design. Module UFC016QM. and Programming. Objects and Classes. O-O Design Unit 2: Faculty of Computing, Engineering

Object-Oriented Design. Module UFC016QM. and Programming. Objects and Classes. O-O Design Unit 2: Faculty of Computing, Engineering Module UFC016QM Object-Oriented Design and Programming O-O Design Unit 2: Objects and Classes Faculty of Computing, Engineering and Mathematical Sciences Schedule Quick recap on Use Case diagrams UWE Flix

More information

A Case Study for HRT-UML

A Case Study for HRT-UML A Case Study for HRT-UML Massimo D Alessandro, Silvia Mazzini, Francesco Donati Intecs HRT, Via L. Gereschi 32, I-56127 Pisa, Italy Silvia.Mazzini@pisa.intecs.it Abstract The Hard-Real-Time Unified Modelling

More information

DCMI Abstract Model - DRAFT Update

DCMI Abstract Model - DRAFT Update 1 of 7 9/19/2006 7:02 PM Architecture Working Group > AMDraftUpdate User UserPreferences Site Page Actions Search Title: Text: AttachFile DeletePage LikePages LocalSiteMap SpellCheck DCMI Abstract Model

More information

Lecture 15: Hierarchical State Machines I

Lecture 15: Hierarchical State Machines I Software Design, Modelling and Analysis in UML Lecture 15: Hierarchical State Machines I 2015-01-08 Prof. Dr. Andreas Podelski, Dr. Bernd Westphal 15 2015-01-08 main Albert-Ludwigs-Universität Freiburg,

More information

Unified model of interaction: use cases and scenarios engineering

Unified model of interaction: use cases and scenarios engineering IJCSNS International Journal of Computer Science and Network Security, VOL.8 No.12, December 2008 203 Unified model of interaction: use cases and scenarios engineering Abdeslam Jakimi and Mohammed El Koutbi

More information

Formal Systems and their Applications

Formal Systems and their Applications Formal Systems and their Applications Dave Clarke (Dave.Clarke@cs.kuleuven.be) Acknowledgment: these slides are based in part on slides from Benjamin Pierce and Frank Piessens 1 Course Overview Introduction

More information

UML Fundamental. OutLine. NetFusion Tech. Co., Ltd. Jack Lee. Use-case diagram Class diagram Sequence diagram

UML Fundamental. OutLine. NetFusion Tech. Co., Ltd. Jack Lee. Use-case diagram Class diagram Sequence diagram UML Fundamental NetFusion Tech. Co., Ltd. Jack Lee 2008/4/7 1 Use-case diagram Class diagram Sequence diagram OutLine Communication diagram State machine Activity diagram 2 1 What is UML? Unified Modeling

More information

MODELING INTERACTIVE SYSTEMS WITH HIERARCHICAL COLORED PETRI NETS

MODELING INTERACTIVE SYSTEMS WITH HIERARCHICAL COLORED PETRI NETS MODELING INTERACTIVE SYSTEMS WITH HIERARCHICAL COLORED PETRI NETS Mohammed Elkoutbi and Rudolf K. Keller Université de Montréal, DIRO, C.P. 6128, Succursale Centre-ville, Montréal, Canada, H3C 3J7 {elkoutbi,

More information

Chapter 7. Modular Refactoring. 7.1 Introduction to Modular Refactoring

Chapter 7. Modular Refactoring. 7.1 Introduction to Modular Refactoring Chapter 7 Modular Refactoring I n this chapter, the role of Unified Modeling Language (UML) diagrams and Object Constraint Language (OCL) expressions in modular refactoring have been explained. It has

More information

A framework for relating syntactic and semantic model differences

A framework for relating syntactic and semantic model differences Softw Syst Model DOI 10.1007/s10270-016-0552-y SPECIAL SECTION PAPER A framework for relating syntactic and semantic model differences Shahar Maoz 1 Jan Oliver Ringert 1 Received: 24 January 2016 / Revised:

More information

A catalogue of basic frames. commanded behaviour information display simple workpieces transformation

A catalogue of basic frames. commanded behaviour information display simple workpieces transformation 4 A catalogue of basic frames required behaviour commanded behaviour information display simple workpieces transformation Basic classes and frames In decomposing a problem in sub-problems, a small number

More information

Consistency Checking UML Interactions and State Machines. Master thesis. UNIVERSITY OF OSLO Department of Informatics. 60 credits

Consistency Checking UML Interactions and State Machines. Master thesis. UNIVERSITY OF OSLO Department of Informatics. 60 credits UNIVERSITY OF OSLO Department of Informatics Consistency Checking UML Interactions and State Machines Master thesis 60 credits Bjørn Brændshøi (bjornbra@ifi.uio.no) 01.11.2008 Abstract As changes are made

More information

03-186r5 SAS-1.1 Transport layer retries 13 January 2004

03-186r5 SAS-1.1 Transport layer retries 13 January 2004 To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 13 January 2004 Subject: 03-186r5 SAS-1.1 Transport layer retries Revision history Revision 0 (6 May 2003) first revision Revision

More information

EXECUTABLE MODELING WITH FUML AND ALF IN PAPYRUS: TOOLING AND EXPERIMENTS

EXECUTABLE MODELING WITH FUML AND ALF IN PAPYRUS: TOOLING AND EXPERIMENTS EXECUTABLE MODELING WITH FUML AND ALF IN PAPYRUS: TOOLING AND EXPERIMENTS Sahar Guermazi*, Jérémie Tatibouet*, Arnaud Cuccuru*, Ed Seidewitz +, Saadia Dhouib*, Sébastien Gérard* * CEA LIST - LISE lab +

More information

Directed Model Checking for PROMELA with Relaxation-Based Distance Functions

Directed Model Checking for PROMELA with Relaxation-Based Distance Functions Directed Model Checking for PROMELA with Relaxation-Based Distance Functions Ahmad Siyar Andisha and Martin Wehrle 2 and Bernd Westphal Albert-Ludwigs-Universität Freiburg, Germany {andishaa,westphal}@informatik.uni-freiburg.de

More information

Chapter 2: The Object-Oriented Design Process

Chapter 2: The Object-Oriented Design Process Chapter 2: The Object-Oriented Design Process In this chapter, we will learn the development of software based on object-oriented design methodology. Chapter Topics From Problem to Code The Object and

More information

Fausto Giunchiglia and Mattia Fumagalli

Fausto Giunchiglia and Mattia Fumagalli DISI - Via Sommarive 5-38123 Povo - Trento (Italy) http://disi.unitn.it FROM ER MODELS TO THE ENTITY MODEL Fausto Giunchiglia and Mattia Fumagalli Date (2014-October) Technical Report # DISI-14-014 From

More information

IEEE abc-01/18r1. IEEE Broadband Wireless Access Working Group <

IEEE abc-01/18r1. IEEE Broadband Wireless Access Working Group < Project Title Date Submitted IEEE 802.16 Broadband Wireless Access Working Group ARQ For Centralized Channel Access 2001-08-03 Source(s) Jin-Meng Ho Donald P. Shaver Texas Instruments

More information

Process and data flow modeling

Process and data flow modeling Process and data flow modeling Vince Molnár Informatikai Rendszertervezés BMEVIMIAC01 Budapest University of Technology and Economics Fault Tolerant Systems Research Group Budapest University of Technology

More information

SPOTCASH MOBILE APPLICATIONS USER GUIDE

SPOTCASH MOBILE APPLICATIONS USER GUIDE SPOTCASH MOBILE APPLICATIONS USER GUIDE Table of Contents CHAPTER 1 INTRODUCTION... 3 CHAPTER 2 ACCESSING THE APPLICATION... 3 CHAPTER 3 THE DASHBOARD... 6 3.1 Withdrawal... 7 3.2 Deposit... 9 3.3 Top

More information

H264 Video ES Viewer User s Guide

H264 Video ES Viewer User s Guide H264 Video ES Viewer User s Guide H264 VIDEO ES VIEWER USER S GUIDE 2 LEGAL NOTICE The information in this manual is furnished for informational use only. No part of this manual may be reproduced or transmitted

More information

Interaction Modelling: Sequence Diagrams

Interaction Modelling: Sequence Diagrams Interaction Modelling: Sequence Diagrams Fabrizio Maria Maggi Institute of Computer Science (these slides are derived from the book Object-oriented modeling and design with UML ) Interaction Modelling

More information

Nigeria Central Switch Interface Specifications ISO 8583 (1987)

Nigeria Central Switch Interface Specifications ISO 8583 (1987) Nigeria Central Switch Interface Specifications ISO 8583 (1987) Prepared by: Nigeria Inter Bank Settlement System (NIBSS) Version: 1.1 September 12, 2014 Page 1 of 64 Document Control File Name: NIBSS

More information

Formal Methods for Software Development

Formal Methods for Software Development Formal Methods for Software Development Verification with Spin Wolfgang Ahrendt 07 September 2018 FMSD: Spin /GU 180907 1 / 34 Spin: Previous Lecture vs. This Lecture Previous lecture Spin appeared as

More information

Modelling Languages: (mostly) Concrete (Visual) Syntax. Hans Vangheluwe

Modelling Languages: (mostly) Concrete (Visual) Syntax. Hans Vangheluwe Modelling Languages: (mostly) Concrete (Visual) Syntax Hans Vangheluwe Antwerp 26 August 2014 2 3 4 5 6 Causal Block Diagrams (syntax) 7 Causal Block Diagrams (semantics) 8 Operational Semantics 9 Causal

More information

Maintaining Temporal Consistency: Issues and Algorithms

Maintaining Temporal Consistency: Issues and Algorithms Maintaining Temporal Consistency: Issues and Algorithms Ming Xiong, John A. Stankovic, Krithi Ramamritham, Don Towsley, Rajendran Sivasankaran Department of Computer Science University of Massachusetts

More information

Enterprise Architect. User Guide Series. Model Validation. Author: Sparx Systems. Date: 30/06/2017. Version: 1.0 CREATED WITH

Enterprise Architect. User Guide Series. Model Validation. Author: Sparx Systems. Date: 30/06/2017. Version: 1.0 CREATED WITH Enterprise Architect User Guide Series Model Validation Author: Sparx Systems Date: 30/06/2017 Version: 1.0 CREATED WITH Table of Contents Model Validation 3 Configure Model Validation 5 Run Validation

More information

Programming Languages & Translators PARSING. Baishakhi Ray. Fall These slides are motivated from Prof. Alex Aiken: Compilers (Stanford)

Programming Languages & Translators PARSING. Baishakhi Ray. Fall These slides are motivated from Prof. Alex Aiken: Compilers (Stanford) Programming Languages & Translators PARSING Baishakhi Ray Fall 2018 These slides are motivated from Prof. Alex Aiken: Compilers (Stanford) Languages and Automata Formal languages are very important in

More information

Denotational Semantics

Denotational Semantics Denotational Semantics 8 12 lectures for Part II CST 2010/11 Marcelo Fiore Course web page: http://www.cl.cam.ac.uk/teaching/1011/denotsem/ 1 Lecture 1 Introduction 2 What is this course about? General

More information

Chapter 5: Other Relational Languages.! Query-by-Example (QBE)! Datalog

Chapter 5: Other Relational Languages.! Query-by-Example (QBE)! Datalog Chapter 5: Other Relational Languages! Query-by-Example (QBE)! Datalog 5.1 Query-by by-example (QBE)! Basic Structure! Queries on One Relation! Queries on Several Relations! The Condition Box! The Result

More information

Type Checking and Type Inference

Type Checking and Type Inference Type Checking and Type Inference Principles of Programming Languages CSE 307 1 Types in Programming Languages 2 Static Type Checking 3 Polymorphic Type Inference Version: 1.8 17:20:56 2014/08/25 Compiled

More information

Transaction Processing Concurrency control

Transaction Processing Concurrency control Transaction Processing Concurrency control Hans Philippi March 14, 2017 Transaction Processing: Concurrency control 1 / 24 Transactions Transaction Processing: Concurrency control 2 / 24 Transaction concept

More information

Verifying Scenario-Based Aspect Specifications

Verifying Scenario-Based Aspect Specifications Verifying Scenario-Based Aspect Specifications Emilia Katz Verifying Scenario-Based Aspect Specifications Research Thesis Submitted in partial fulfillment of the requirements for the degree of Master of

More information

Conformance Relations between Business Processes

Conformance Relations between Business Processes Conformance Relations between usiness Processes Ragnhild Van Der Straeten System and Software Engineering Lab Vrije Universiteit russel Pleinlaan 2, 1050 russel, elgium rvdstrae@vub.ac.be bstract. This

More information

Triple Graph Grammars: Concepts, Extensions, Implementations, and Application Scenarios

Triple Graph Grammars: Concepts, Extensions, Implementations, and Application Scenarios Triple Graph Grammars: Concepts, Extensions, Implementations, and Application Scenarios Technical Report tr-ri-07-284 Ekkart Kindler and Robert Wagner Department of Computer Science University of Paderborn

More information

What is a Class Diagram? A diagram that shows a set of classes, interfaces, and collaborations and their relationships

What is a Class Diagram? A diagram that shows a set of classes, interfaces, and collaborations and their relationships Class Diagram What is a Class Diagram? A diagram that shows a set of classes, interfaces, and collaborations and their relationships Why do we need Class Diagram? Focus on the conceptual and specification

More information

What is a Class Diagram? Class Diagram. Why do we need Class Diagram? Class - Notation. Class - Semantic 04/11/51

What is a Class Diagram? Class Diagram. Why do we need Class Diagram? Class - Notation. Class - Semantic 04/11/51 What is a Class Diagram? Class Diagram A diagram that shows a set of classes, interfaces, and collaborations and their relationships Why do we need Class Diagram? Focus on the conceptual and specification

More information

PAYMENT SYSTEM RESPONSE CODES

PAYMENT SYSTEM RESPONSE CODES PAYMENT SYSTEM RESPONSE CODES Bank s Text Text APPROVED 00 Approved 08 Honour with ID 11 Approved VIP (not used) 16 Approved, Update Track 3 (not used) 77 Approved (ANZ only) DECLINED 01 Refer to Card

More information

Atlantic Capital Exchange ACE Secure Browser MAC Quick Start Guide

Atlantic Capital Exchange ACE Secure Browser MAC Quick Start Guide Atlantic Capital Exchange ACE Secure Browser MAC Quick Start Guide ACE Secure Browser is a user friendly, secure application that protects your company while accessing bank information and services. Early

More information

Towards a Semantic Web Modeling Language

Towards a Semantic Web Modeling Language Towards a Semantic Web Modeling Language Draft Christoph Wernhard Persist AG Rheinstr. 7c 14513 Teltow Tel: 03328/3477-0 wernhard@persistag.com May 25, 2000 1 Introduction The Semantic Web [2] requires

More information

FZI Forschungszentrum Informatik

FZI Forschungszentrum Informatik FZ Forschungszentrum nformatik Microelectronic System Design (SM) Performance Analysis of Sequence Diagrams for SoC Design Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel S M UML for SoC Design

More information