From Interaction Overview Diagrams to Temporal Logic
|
|
- Cleopatra Bruce
- 5 years ago
- Views:
Transcription
1 From Interaction Overview Diagrams to Temporal Logic Politecnico di Milano Dipartimento di Elettronica e Informazione Luciano Baresi, Angelo Morzenti, Alfredo Motta, Matteo Rossi {baresi morzenti motta elet.polimi.it
2 Outline Overview UML Interaction Overview Diagrams (IODs) TRIO and Zot An example of formal semantics for IODs Conclusions Alfredo Motta, ACES-MB-10, 04/10/2010 2
3 IODs are User-friendly and intuitive Simple enough to be used by domain experts with little background on modeling software-based systems Well suited for the design of complex, heterogeneous, embedded systems Alfredo Motta, ACES-MB-10, 04/10/2010 3
4 Overview We provide (part of) a formal semantics for IODs The semantic is based on temporal logic Tool supported verification technique The modeling and verification technique is discussed through the aid of an example system Alfredo Motta, ACES-MB-10, 04/10/2010 4
5 IOD Specification TRIO Formal Specification System Property expressed in TRIO + temporal bound ZOT Property Satisfied/ Property NOT Satisfied Alfredo Motta, ACES-MB-10, 04/10/2010 5
6 Interaction Overview Diagrams Special and restricted kind of UML Activity Diagrams (ADs) Provide a high-level view of the possible interactions in a system Semantically more complex than ADs May have different interpretations Alfredo Motta, ACES-MB-10, 04/10/2010 6
7 IODs Operators Alfredo Motta, ACES-MB-10, 04/10/2010 7
8 TRIO TRIO is a first-order linear temporal logic Can exploit both discrete and dense time In this work we use a discrete time domain The TRIO specification of a system consists of a set of TRIO formulae The formulae state how items are constrained and how they vary over time Alfredo Motta, ACES-MB-10, 04/10/2010 8
9 Alfredo Motta, ACES-MB-10, 04/10/2010 9
10 ZOT A bounded satisfiability checker that supports verification of discrete-time TRIO models Verifies whether stated properties hold for the system being analyzed If a property does not hold, Zot produces a counterexample that violates it Alfredo Motta, ACES-MB-10, 04/10/
11 Formal Semantics of IODs The example system used to show the formalization is a telephone system. The telephone system has three units ConnectionUnit is in charge of checking for the arrival of new SMSs on the Server and of handling new calls coming from the Server TransmissionUnit is used by the ConnectionUnit to download the SMSs and to handle the call's data coming from the Server Server Alfredo Motta, ACES-MB-10, 04/10/
12 Formal Semantics of IODs The example system used to show the formalization is a telephone system. Class diagram plus IOD. The model is translated in TRIO temporal logic. The model is verified with ZOT against some properties. Alfredo Motta, ACES-MB-10, 04/10/
13 Telephone System Alfredo Motta, ACES-MB-10, 04/10/
14 The system is in charge of: - Download SMSs. - Receive calls. The ConnectionUnit checks for SMSs and waits for incoming calls. Phone call data and SMS data are then exchanged by the TransmissionUnit. 14
15 TRIO Formalization The formalization is organized into sets of formulae Each set corresponds to one of the SDs in the IOD The formalization is generated (manually) from the IOD Axioms are parametric They are instantiated on the base of the current IOD we are analyzing Alfredo Motta, ACES-MB-10, 04/10/
16 Structure of Formalization CheckingSMS Diagram-related formulae Message-related formulae Component-related formulae waitingcall Diagram-related formulae Message-related formulae Component-related formulae delegatecall Diagram-related formulae Message-related formulae Component-related formulae Alfredo Motta, ACES-MB-10, 04/10/
17 Diagram-related formulae Specifies the messages that sign the beginning and end of a certain diagram Dx A ms. me B Alfredo Motta, ACES-MB-10, 04/10/
18 Diagram-related formulae Alfredo Motta, ACES-MB-10, 04/10/
19 Diagram-related formulae Specifies the condition for a certain diagram to start Alfredo Motta, ACES-MB-10, 04/10/
20 Diagram-related formulae Alfredo Motta, ACES-MB-10, 04/10/
21 Message-related formulae Specifies that each message implies the following one and it is activated by the previous one A mi mj B Alfredo Motta, ACES-MB-10, 04/10/
22 Message-related formulae Alfredo Motta, ACES-MB-10, 04/10/
23 Component-related formulae It is needed to ensure that each entity in the system can only do one operation at time A mi mj B Alfredo Motta, ACES-MB-10, 04/10/
24 24
25 Property 1 If no SMS is received in the future, then nothing will ever be downloaded False: Zot returns a textual counterexample SMS downloadsms t Alfredo Motta, ACES-MB-10, 04/10/
26 Property 2 If no SMS has been received yet, for the next 3 instants there will not be an SMS download True: the property is valid Alfredo Motta, ACES-MB-10, 04/10/
27 Property 3 Between the request for an SMSToken and its reception, no call data can be received False: Zot returns a textual counterexample Alfredo Motta, ACES-MB-10, 04/10/
28 Conclusions This is a first step towards a technique to Modeling and verify embedded systems Using an intuitive UML-based notation The basic constructs of IODs have been given a formal semantics Based on temporal logic Supported by an automated tool To verify temporal properties of the system Alfredo Motta, ACES-MB-10, 04/10/
29 Future works Provide a tool that Automatically translates IODs into temporal logic Keep modeling simple Shows analysis results in a user-friendly way Avoids writing temporal properties in logic Add modeling features like MARTE UML Profile State diagrams Quantitative properties Alfredo Motta, ACES-MB-10, 04/10/
30 Thank you! Alfredo Motta, ACES-MB-10, 04/10/
Model Checking Temporal Metric Specifications with Trio2Promela
Model Checking Temporal Metric Specifications with Trio2Promela Domenico Bianculli 1, Paola Spoletini 2, Angelo Morzenti 2, Matteo Pradella 3, and Pierluigi San Pietro 2 1 Faculty of Informatics, University
More informationA UML 2-compatible language and tool for formal modeling real-time system architectures
A UML 2-compatible language and tool for formal modeling real-time system architectures Pietro Colombo Matteo Pradella Dipartimento di Informatica e CNR Istituto di Elettronica e di Comunicazione Ingegneria
More informationA UML-compatible formal language for system architecture description
A UML-compatible formal language for system architecture description Matteo Pradella 2, Matteo Rossi, Dino Mandrioli,2 Dipartimento di Elettronica ed Informazione, Politecnico di Milano and 2 CNR IEIIT-MI
More informationHistory checking of XML data streams
History checking of XML data streams Alessandro Campi Paola Spoletini Dipartimento di Elettronica e Informazione, Politecnico di Milano Piazza Leonardo da Vinci 32, I-20133 Milano, Italy campi spoleti@elet.polimi.it
More informationA Tool for Verification of Big-Data Applications
QUDOS 2016 Saarbrücken, Germany A Tool for Verification of Big-Data Applications Jul 21 th, 2016 M.M. Bersani, F. Marconi, M.G. Rossi Politecnico di Milano Milan, Italy Madalina Erascu Institute e-austria
More informationTowards a Reference Framework. Gianpaolo Cugola and Carlo Ghezzi. [cugola, P.za Leonardo da Vinci 32.
Inconsistencies in Software Development: Towards a Reference Framework Gianpaolo Cugola and Carlo Ghezzi [cugola, ghezzi]@elet.polimi.it Dipartimento di Elettronica e Informazione Politecnico di Milano
More informationArchiTRIO: a UML-compatible language for architectural description and its formal semantics
ArchiTRIO: a UML-compatible language for architectural description and its formal semantics Matteo Pradella 2, Matteo Rossi 1, and Dino Mandrioli 1,2 1 Dipartimento di Elettronica e Informazione, Politecnico
More informationFrom Formal Results to UML Model A MDA Tracing Approach
From Formal Results to UML Model A MDA Tracing Approach Vinícius Pereira 1, Rafael S. Durelli 2, Márcio E. Delamaro 1 1 Instituto de Ciências Matemáticas e de Computação (ICMC) Universidade de São Paulo
More informationIntegrated and Composable Supervision of BPEL Processes
Integrated and Composable Supervision of BPEL Processes Luciano Baresi, Sam Guinea, and Liliana Pasquale Politecnico di Milano - Dipartimento di Elettronica e Informazione via Golgi, 40 20133 Milano, Italy
More informationTime properties Verification of UML/MARTE Real-Time Systems
Time properties Verification of UML/MARTE Real-Time Systems Aymen Louati 1,2 1 LR-SITI, ENIT, Université Tunis El Manar, Tunisie aymen.louati@enit.rnu.tn Kamel Barkaoui 2 2 CEDRIC CNAM, Rue Saint-Martin,
More informationModelling and verification of BPEL business processes
Modelling and verification of BPEL business processes Marina Mongiello Dipartimento di Elettronica ed Elettrotecnica Politecnico di Bari, Italy mongiello@poliba.it Daniela Castelluccia Dipartimento di
More informationAgenda.
Agenda Part 1 Introduction to MDD for RT/E systems & MARTE in a nutshell Part 2 Non-functional properties modeling Outline of the Value Specification Language (VSL) Part 3 The timing model Part 4 A component
More informationA Brief Introduction to TRIO
A Brief Introduction to TRIO Abstract This document introduces the main characteristics of the TRIO specification language. First, the basic logic features of the language are described; then, its object-oriented
More informationSequential Function Chart
Production Systems Control Automation Engineering 2011-2012 Sequential Function Chart Prof. Luca Ferrarini Eng. Giancarlo Mantovani Politecnico di Milano Dipartimento di Elettronica e Informazione Index
More informationAutomated Verification for the Software of Distributed Control Systems: Possible Approaches
Automated Verification for the Software of Distributed Control Systems: Possible Approaches Francesco Schiavo Politecnico di Milano Dipartimento di Elettronica e Informazione Automated Verification for
More informationFormal Analysis of the ACE Specification for Cache Coherent Systems-On-Chip
Formal Analysis of the ACE Specification for Cache Coherent Systems-On-Chip Abderahman KRIOUILE PhD student, STMicroelectronics Inria Rhône-Alpes LIG Wendelin SERWE Research scientist, Inria Rhône-Alpes
More informationSelf-Aware Adaptation in FPGA-based Systems
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Self-Aware Adaptation in FPGA-based Systems IEEE FPL 2010 Filippo Siorni: filippo.sironi@dresd.org Marco Triverio: marco.triverio@dresd.org Martina Maggio: mmaggio@mit.edu
More informationA Tutorial on Runtime Verification and Assurance. Ankush Desai EECS 219C
A Tutorial on Runtime Verification and Assurance Ankush Desai EECS 219C Outline 1. Background on Runtime Verification 2. Challenges in Programming Robotics System Drona). 3. Solution 1: Combining Model
More informationFormal Verification for safety critical requirements From Unit-Test to HIL
Formal Verification for safety critical requirements From Unit-Test to HIL Markus Gros Director Product Sales Europe & North America BTC Embedded Systems AG Berlin, Germany markus.gros@btc-es.de Hans Jürgen
More informationKNOWLEDGE DISCOVERY AND DATA MINING
KNOWLEDGE DISCOVERY AND DATA MINING Prof. Fabio A. Schreiber Dipartimento di Elettronica e Informazione Politecnico di Milano INFORMATION MANAGEMENT TECHNOLOGIES DATA WAREHOUSE DECISION SUPPORT SYSTEMS
More informationFormal Security Assessment of Modbus Protocol
Formal Security Assessment of Modbus Protocol Roberto Nardone, Ricardo J. Rodríguez,, Stefano Marrone roberto.nardone@unina.it, rjrodriguez@ieee.org, stefano.marrone@unina2.it All wrongs reversed Univ.
More informationDICE Verification Tools - Initial Version
Ref. Ares(2016)528811-01/02/2016 Developing Data-Intensive Cloud Applications with Iterative Quality Enhancements DICE Verification Tools - Initial Version Deliverable 3.5 Deliverable: D3.5 Title: Verification
More informationA user-driven policy selection model
A user-driven policy selection model Mariagrazia Fugini, Pierluigi Plebani, Filippo Ramoni Dipartimento di Elettronica ed Informazione Politecnico di Milano Motivation 2 Web service description should
More informationParametric Real Time System Feasibility Analysis Using Parametric Timed Automata
Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata PhD Dissertation Yusi Ramadian Advisor : Luigi Palopoli Co advisor : Alessandro Cimatti 1 Real Time System Applications
More informationSoftware Model Checking: Theory and Practice
Software Model Checking: Theory and Practice Lecture: Specification Checking - Specification Patterns Copyright 2004, Matt Dwyer, John Hatcliff, and Robby. The syllabus and all lectures for this course
More informationPetri Nets as Semantic Domain for Diagram Notations
Replace this file with prentcsmacro.sty for your meeting, or with entcsmacro.sty for your meeting. Both can be found at the ENTS Macro Home Page. Petri Nets as Semantic Domain for Diagram Notations Luciano
More informationImproving UML with Petri nets
Electronic Notes in Theoretical Computer Science 44 No. 4 (2001) URL: http://www.elsevier.nl/locate/entcs/volume44.html 13 pages Improving UML with Petri nets Luciano Baresi Dipartimento di Elettronica
More informationBuilding Synchronous DataFlow graphs with UML & MARTE/CCSL
Building Synchronous DataFlow graphs with UML & MARTE/CCSL F. Mallet, J. DeAntoni, C. André, R. de Simone Aoste - INRIA/I3S Université de Nice Sophia Antipolis UML & Formal methods Ambiguity and structural
More informationA set-based approach to robust control and verification of piecewise affine systems subject to safety specifications
Dipartimento di Elettronica, Informazione e Bioingegneria A set-based approach to robust control and verification of piecewise affine systems subject to safety specifications Maria Prandini maria.prandini@polimi.it
More informationDevelopment of dynamically evolving and self-adaptive software. 4. Dynamic software update
Development of dynamically evolving and self-adaptive software 4. Dynamic software update LASER 2013 Isola d Elba, September 2013 Carlo Ghezzi Politecnico di Milano Deep-SE Group @ DEIB 1 The problem Once
More informationIntro to semantics; Small-step semantics Lecture 1 Tuesday, January 29, 2013
Harvard School of Engineering and Applied Sciences CS 152: Programming Languages Lecture 1 Tuesday, January 29, 2013 1 Intro to semantics What is the meaning of a program? When we write a program, we use
More informationTime Exceptions in Sequence Diagrams
in Sequence Diagrams Oddleif Halvorsen, Ragnhild Kobro Runde, Øystein Haugen 02-Oct-2006 MARTES 2006 at MoDELS 2006 1 Summary Introducing time exceptions improve the completeness of sequence diagram descriptions
More informationCritical Analysis of Computer Science Methodology: Theory
Critical Analysis of Computer Science Methodology: Theory Björn Lisper Dept. of Computer Science and Engineering Mälardalen University bjorn.lisper@mdh.se http://www.idt.mdh.se/ blr/ March 3, 2004 Critical
More informationSoftware Abstractions
Software Abstractions By Isaac Yoshino Sahar Jambi CSCI 5828 Software Engineering Spring 2010 Introduction Software development is difficult. Choosing correct abstractions to base your design around is
More informationFrom Web Sites to Web Applications: New Issues for Conceptual Modeling
From Web Sites to Web Applications: New Issues for Conceptual Modeling Luciano Baresi, Franca Garzotto, and Paolo Paolini Dipartimento di Elettronica e Informazione - Politecnico di Milano Piazza Leonardo
More informationTRANSLATING BPMN TO E-GSM: PROOF OF CORRECTNESS. Giovanni Meroni, Marco Montali, Luciano Baresi, Pierluigi Plebani
TRANSLATING BPMN TO E-GSM: PROOF OF CORRECTNESS Giovanni Meroni, Marco Montali, Luciano Baresi, Pierluigi Plebani Politecnico di Milano Dipartimento di Elettronica Informazione e Bioingegneria Piazza Leonardo
More informationA general introduction to Functional Programming using Haskell
A general introduction to Functional Programming using Haskell Matteo Rossi Dipartimento di Elettronica e Informazione Politecnico di Milano rossi@elet.polimi.it 1 Functional programming in a nutshell
More informationGraph Coloring via Constraint Programming-based Column Generation
Graph Coloring via Constraint Programming-based Column Generation Stefano Gualandi Federico Malucelli Dipartimento di Elettronica e Informatica, Politecnico di Milano Viale Ponzio 24/A, 20133, Milan, Italy
More informationCMSC 330: Organization of Programming Languages. Formal Semantics of a Prog. Lang. Specifying Syntax, Semantics
Recall Architecture of Compilers, Interpreters CMSC 330: Organization of Programming Languages Source Scanner Parser Static Analyzer Operational Semantics Intermediate Representation Front End Back End
More informationRaising Formal Methods To The Requirements Level
Raising Formal Methods To The Requirements Level Carlo A. Furia 1, Matteo Rossi 1, Elisabeth A. Strunk 2, Dino Mandrioli 1, John C. Knight 2 1 Politecnico di Milano Via Ponzio 34/5, 20133, Milano, Italy
More informationOperational Semantics. One-Slide Summary. Lecture Outline
Operational Semantics #1 One-Slide Summary Operational semantics are a precise way of specifying how to evaluate a program. A formal semantics tells you what each expression means. Meaning depends on context:
More informationThe SPIN Model Checker
The SPIN Model Checker Metodi di Verifica del Software Andrea Corradini Lezione 1 2013 Slides liberamente adattate da Logic Model Checking, per gentile concessione di Gerard J. Holzmann http://spinroot.com/spin/doc/course/
More informationSYSTEMS FOR NON STRUCTURED INFORMATION MANAGEMENT
SYSTEMS FOR NON STRUCTURED INFORMATION MANAGEMENT Prof. Dipartimento di Elettronica e Informazione Politecnico di Milano INFORMATION SEARCH AND RETRIEVAL Inf. retrieval 1 PRESENTATION SCHEMA GOALS AND
More informationLecture Outline. COOL operational semantics. Operational Semantics of Cool. Motivation. Lecture 13. Notation. The rules. Evaluation Rules So Far
Lecture Outline Operational Semantics of Cool Lecture 13 COOL operational semantics Motivation Notation The rules Prof. Aiken CS 143 Lecture 13 1 Prof. Aiken CS 143 Lecture 13 2 Motivation We must specify
More informationSimulation-Based Analysis of UML Statechart Diagrams: Methods and Case Studies 1
Simulation-Based Analysis of UML Statechart Diagrams: Methods and Case Studies 1 Jiexin Lian, Zhaoxia Hu and Sol M. Shatz Department of Computer Science University of Illinois at Chicago Chicago, IL, U.S.A.
More informationA Formal Approach for Designing CORBA based Applications
A Formal Approach for Designing CORBA based Applications Matteo Pradella Matteo Rossi Alberto Coen-Porisini Dino Mandrioli Dipartimento di Elettronica e Informazione Dipartimento di Ingegneria dell Innovazione
More informationChapter 3 System Models
March 16, 2009 Introduction Graphical models aid in requirements and development Introduction Graphical models aid in requirements and development Different perspectives are possible: external: context
More informationSoftware Engineering of Robots
Software Engineering of Robots Ana Cavalcanti Jon Timmis, Jim Woodcock Wei Li, Alvaro Miyazawa, Pedro Ribeiro University of York December 2015 Overview One of UK eight great technologies: robotics and
More informationUnifying LL and LR syntax analysis of extended free grammars
Unifying LL and LR syntax analysis of extended free grammars Luca Breveglieri Stefano Crespi Reghizzi Angelo Morzenti Politecnico di Milano 5-7 settembre 2011 - PRIN Unifying LL and LR analysis pp. 1 /
More informationOn the Generation of Test Cases for Embedded Software in Avionics or Overview of CESAR
1 / 16 On the Generation of Test Cases for Embedded Software in Avionics or Overview of CESAR Philipp Rümmer Oxford University, Computing Laboratory philr@comlab.ox.ac.uk 8th KeY Symposium May 19th 2009
More informationVerification in Loosely Synchronous Queue-Connected Discrete Timed Automata
Verification in Loosely Synchronous Queue-Connected Discrete Timed Automata Oscar H. Ibarra, Zhe Dang and Pierluigi San Pietro Department of Computer Science University of California, Santa Barbara, CA
More informationIntroduction to Linear-Time Temporal Logic. CSE 814 Introduction to LTL
Introduction to Linear-Time Temporal Logic CSE 814 Introduction to LTL 1 Outline Motivation for TL in general Types of properties to be expressed in TL Structures on which LTL formulas are evaluated Syntax
More informationCompositional Software Model Checking
Compositional Software Model Checking Dan R. Ghica Oxford University Computing Laboratory October 18, 2002 Outline of talk program verification issues the semantic challenge programming languages the logical
More informationOutput-error model identification: linear time-invariant systems
Output-error model identification: linear time-invariant systems Dipartimento di Scienze e Tecnologie Aerospaziali, Politecnico di Milano The OE method for LTI systems 2 For linear time-invariant systems
More informationElena Baralis and Tania Cerquitelli 2013 Politecnico di Torino 1
Databases Databases Data model Data access Advantages and disadvantages of DBMS Unit 1 Introduction DB M BG2 Information is recorded and exchanged in different forms D B M G4 Information is recorded and
More informationOntology-Driven Natural Language Requirement Templates for Model Checking I&C Functions
Ontology-Driven Natural Language Requirement Templates for Model Checking I&C Functions EHPG 2013 Teemu Tommila, Antti Pakonen, Janne Valkonen VTT Technical Research Centre of Finland 2 Controlled Natural
More informationFormal Verification for UML/SysML models
Formal Verification for UML/SysML models IBM Research Lab - Haifa Content Formal verification v.s. testing Correctness properties Formal verification for Rhapsody models 2 Formal Verification Desired Properties
More informationSource Code Formal Verification. Riccardo Sisto, Politecnico di Torino
Source Code Formal Verification Riccardo Sisto, Politecnico di Torino Formal Verification: Not Just High-Level Models How to improve correctness up to the coding phase? Possible solutions: Automatic code
More informationDistributed Runtime Verification of JADE and Jason Multiagent Systems with Prolog?
Distributed Runtime Verification of JADE and Jason Multiagent Systems with Prolog? Daniela Briola, Viviana Mascardi, and Davide Ancona DIBRIS, Genoa University, Italy daniela.briola,viviana.mascardi,davide.ancona@unige.it
More informationIngegneria del Software Corso di Laurea in Informatica per il Management. Introduction to UML
Ingegneria del Software Corso di Laurea in Informatica per il Management Introduction to UML Davide Rossi Dipartimento di Informatica Università di Bologna Modeling A model is an (abstract) representation
More informationLecture 11 Lecture 11 Nov 5, 2014
Formal Verification/Methods Lecture 11 Lecture 11 Nov 5, 2014 Formal Verification Formal verification relies on Descriptions of the properties or requirements Descriptions of systems to be analyzed, and
More informationISO compliant verification of functional requirements in the model-based software development process
requirements in the model-based software development process Hans J. Holberg SVP Marketing & Sales, BTC Embedded Systems AG An der Schmiede 4, 26135 Oldenburg, Germany hans.j.holberg@btc-es.de Dr. Udo
More informationOn the Use of Alloy to Analyze Graph Transformation Systems
On the Use of Alloy to Analyze Graph Transformation Systems Luciano Baresi and Paola Spoletini Politecnico di Milano Dipartimento di Elettronica e Informazione piazza Leonardo da Vinci 32, 20133 Milano,
More informationVersion-consistent Dynamic Reconfiguration of Component-based Distributed Systems
Version-consistent Dynamic Reconfiguration of Component-based Distributed Systems Xiaoxing Ma, Luciano Baresi, Carlo Ghezzi, Valerio Panzica La Manna, Jian Lu xxm lj@nju.edu.cn, baresi ghezzi panzica@elet.polimi.it
More informationChapter 3. The Multidimensional Model: Basic Concepts. Introduction. The multidimensional model. The multidimensional model
Chapter 3 The Multidimensional Model: Basic Concepts Introduction Multidimensional Model Multidimensional concepts Star Schema Representation Conceptual modeling using ER, UML Conceptual modeling using
More informationVerfying the SSH TLP with ProVerif
A Demo Alfredo Pironti Riccardo Sisto Politecnico di Torino, Italy {alfredo.pironti,riccardo.sisto}@polito.it CryptoForma Bristol, 7-8 April, 2010 Outline Introduction 1 Introduction 2 3 4 Introduction
More informationSoftware Architectures
Software Architectures Richard N. Taylor Information and Computer Science University of California, Irvine Irvine, California 92697-3425 taylor@ics.uci.edu http://www.ics.uci.edu/~taylor +1-949-824-6429
More informationModel Driven Engineering (MDE)
Model Driven Engineering (MDE) Yngve Lamo 1 1 Faculty of Engineering, Bergen University College, Norway 26 April 2011 Ålesund Outline Background Software Engineering History, SE Model Driven Engineering
More informationIntroduction to Model Checking
Introduction to Model Checking René Thiemann Institute of Computer Science University of Innsbruck WS 2007/2008 RT (ICS @ UIBK) week 4 1/23 Outline Promela - Syntax and Intuitive Meaning Promela - Formal
More informationRobotics - Projective Geometry and Camera model. Marcello Restelli
Robotics - Projective Geometr and Camera model Marcello Restelli marcello.restelli@polimi.it Dipartimento di Elettronica, Informazione e Bioingegneria Politecnico di Milano Ma 2013 Inspired from Matteo
More informationApplying Self-Aggregation to Load Balancing: Experimental Results
Applying Self-Aggregation to Load Balancing: Experimental Results Elisabetta Di Nitto, Daniel J. Dubois, Raffaela Mirandola Dipartimento di Elettronica e Informazione Politecnico di Milano Fabrice Saffre,
More informationDipartimento di Elettronica Informazione e Bioingegneria. Cognitive Robotics. SATplan. Act1. Pre1. Fact. G. Gini Act2
Dipartimento di Elettronica Informazione e Bioingegneria Cognitive Robotics SATplan Pre1 Pre2 @ 2015 Act1 Act2 Fact why SAT (satisfability)? 2 Classical planning has been observed as a form of logical
More informationALGEBRA Sec. 5 IDENTITY AXIOMS. MathHands.com. IDENTITY AXIOMS: Identities
IDENTITY AXIOMS IDENTITY AXIOMS: Identities It is helpful to recall the definition of a binary operation. As we have stated it, a binary operation is a mixing recipe for mixing two items. We used the color
More informationSelf-Organization Algorithms SelfLet Model and Architecture Self-Organization as Ability Conclusions
Self-Organization Algorithms for Autonomic Systems in the SelfLet Approach D. Devescovi E. Di Nitto D.J. Dubois R. Mirandola Dipartimento di Elettronica e Informazione Politecnico di Milano Reading Group
More informationSome notes about Event-B and Rodin
Some notes about Event-B and Rodin Résumé This document briefly presents the language event-b and the tool Rodin. For a comprehensive presentation, refer to the event-b page http://www.event-b.org/, the
More informationReasoning on semantically annotated processes
Chiara Di Francescomarino Chiara Ghidini Luciano Serafini Paolo Tonella FBK-irst, Trento, Italy 6th International Conference on Service Oriented Computing (ICSOC 2008) December 1-5, 2008 University of
More informationSpecifying circuit properties in PSL. (Some of this material is due to Cindy Eisner and Dana Fisman, with thanks) See also the Jasper PSL Quick Ref.
Specifying circuit properties in PSL (Some of this material is due to Cindy Eisner and Dana Fisman, with thanks) See also the Jasper PSL Quick Ref. Background: Model Checking property G(p -> F q) yes MC
More informationFrom Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005
From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Eurecom, Office 223 Ludovic Apvrille - October 12,
More informationModeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
More informationETCS requirements specification and validation: the methodology
CONTRACT ERA/2007/ERTMS/02 Revision Date Issued/reviewed Verified Date Approved Date 1.2 16-07-08 A. Cimatti, M. Roveri, A. Susi - - - - ETCS_methodology_v_1_2.doc Page 2 of 48 Introduction...4 1. Overview
More informationSemantics. There is no single widely acceptable notation or formalism for describing semantics Operational Semantics
There is no single widely acceptable notation or formalism for describing semantics Operational Describe the meaning of a program by executing its statements on a machine, either simulated or actual. The
More informationAutomatic Test Markup Language <ATML/> Sept 28, 2004
Automatic Test Markup Language Sept 28, 2004 ATML Document Page 1 of 16 Contents Automatic Test Markup Language...1 ...1 1 Introduction...3 1.1 Mission Statement...3 1.2...3 1.3...3 1.4
More informationTRANSLATING BPMN TO E-GSM: SPECIFICATIONS AND RULES. Giovanni Meroni, Luciano Baresi, Pierluigi Plebani
TRANSLATING BPMN TO E-GSM: SPECIFICATIONS AND RULES Giovanni Meroni, Luciano Baresi, Pierluigi Plebani Politecnico di Milano Dipartimento di Elettronica Informazione e Bioingegneria Piazza Leonardo da
More informationWhich Role for an Ontology of Uncertainty?
Which Role for an Ontology of Uncertainty? Paolo Ceravolo, Ernesto Damiani, Marcello Leida Dipartimento di Tecnologie dell Informazione - Università degli studi di Milano via Bramante, 65-26013 Crema (CR),
More informationMastro Studio: a system for Ontology-Based Data Management
Mastro Studio: a system for Ontology-Based Data Management Cristina Civili, Marco Console, Domenico Lembo, Lorenzo Lepore, Riccardo Mancini, Antonella Poggi, Marco Ruzzi, Valerio Santarelli, and Domenico
More informationHow to explicitly defines MoCCs within a model
CCSL@work: How to explicitly defines MoCCs within a model AOSTE sophia I3S/UNS/INRIA Synchron 2010 1 CCSL@work: the RT-Simex project (or a mean to check an implementation against its specification ) AOSTE
More informationFormal Verification. Lecture 10
Formal Verification Lecture 10 Formal Verification Formal verification relies on Descriptions of the properties or requirements of interest Descriptions of systems to be analyzed, and rely on underlying
More informationECDAR: An Environment for Compositional Design and Analysis of Real Time Systems
ECDAR: An Environment for Compositional Design and Analysis of Real Time Systems AlexandreDavid 1,Kim.G.Larsen 1,AxelLegay 2, UlrikNyman 1,AndrzejWąsowski 3 1 ComputerScience,AalborgUniversity,Denmark
More informationUniLFS: A Unifying Logical Framework for Service Modeling and Contracting
UniLFS: A Unifying Logical Framework for Service Modeling and Contracting RuleML 2103: 7th International Web Rule Symposium July 11-13, 2013 Dumitru Roman 1 and Michael Kifer 2 1 SINTEF / University of
More informationQuantitative Timing Analysis of UML Activity Digrams using Statistical Model Checking
Quantitative Timing Analysis of UML Activity Digrams using Statistical Model Checking Fan Gu 1, Xinqian Zhang 1, Mingsong Chen 1, Daniel Grosse 2 and Rolf Drechsler 2 1 Institute of CS & SE, East China
More informationLoupe: Verifying Publish-Subscribe Architectures with a Magnifying Lens
1 Loupe: Verifying Publish-Subscribe Architectures with a Magnifying Lens Luciano Baresi, Carlo Ghezzi, and Luca Mottola Abstract The Publish-Subscribe (P/S) communication paradigm fosters high decoupling
More informationAn LTL Semantics of Business Workflows with Recovery
An LTL Semantics of Business Workflows with Recovery Luca Ferrucci 1,2, Marcello M. Bersani 2 and Manuel Mazzara 3 1 ISTI-CNR, Italy 2 Dipartimento di Elettronica Informazione e Bioingegneria, Politecnico
More informationEXECUTABLE MODELING WITH FUML AND ALF IN PAPYRUS: TOOLING AND EXPERIMENTS
EXECUTABLE MODELING WITH FUML AND ALF IN PAPYRUS: TOOLING AND EXPERIMENTS Sahar Guermazi*, Jérémie Tatibouet*, Arnaud Cuccuru*, Ed Seidewitz +, Saadia Dhouib*, Sébastien Gérard* * CEA LIST - LISE lab +
More informationIngegneria del Software Corso di Laurea in Informatica per il Management
Ingegneria del Software Corso di Laurea in Informatica per il Management UML: State machine diagram Davide Rossi Dipartimento di Informatica Università di Bologna State machine A behavioral state machine
More informationDICE Verification Tools - Final Version
Ref. Ares(2017)3832092-31/07/2017 Developing Data-Intensive Cloud Applications with Iterative Quality Enhancements DICE Verification Tools - Final Version Deliverable 3.7 Deliverable: D3.7 Verification
More informationReliable Self-Deployment of Cloud Applications
Reliable Self-Deployment of Cloud Applications Xavier Etchevers 1, Gwen Salaün 2, Fabienne Boyer 3, Thierry Coupaye 1, Noel De Palma 3 1 Orange Labs, France 2 Grenoble INP, Inria, France 3 UJF-Grenoble
More informationPart II. Hoare Logic and Program Verification. Why specify programs? Specification and Verification. Code Verification. Why verify programs?
Part II. Hoare Logic and Program Verification Part II. Hoare Logic and Program Verification Dilian Gurov Props: Models: Specs: Method: Tool: safety of data manipulation source code logic assertions Hoare
More informationParametric Polymorphism for Java: A Reflective Approach
Parametric Polymorphism for Java: A Reflective Approach By Jose H. Solorzano and Suad Alagic Presented by Matt Miller February 20, 2003 Outline Motivation Key Contributions Background Parametric Polymorphism
More informationStatic Program Analysis
Static Program Analysis Thomas Noll Software Modeling and Verification Group RWTH Aachen University https://moves.rwth-aachen.de/teaching/ws-1617/spa/ Schedule of Lectures Jan 17/19: Interprocedural DFA
More informationSoftware verification for ubiquitous computing
Software verification for ubiquitous computing Marta Kwiatkowska Computing Laboratory, University of Oxford QA 09, Grenoble, June 2009 Software everywhere Electronic devices, ever smaller Laptops, phones,
More information