FZI Forschungszentrum Informatik
|
|
- Annis Baker
- 6 years ago
- Views:
Transcription
1 FZ Forschungszentrum nformatik Microelectronic System Design (SM) Performance Analysis of Sequence Diagrams for SoC Design Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel S M UML for SoC Design Workshop Design Automation Conference DAC June, 12th 2005
2 Overview ntroduction/motivation Analysis Approach Transformation of UML 2/SysML specification Analysis of Communication Dependency Graphs Design Space Exploration Conclusion FZ Forschungszentrum nformatik 2
3 Motivation /O µc µc µc RAM HW HW A B OCB C D /O Specification of complete SoC by UML 2, add subsystems to existing solutions by UML specification nclusion of the target architecture Determination of the performance of a modeled system at the design stage Early validation and analysis of the system integration Detection of integration mistakes in system specification Reduction of the design time Accelerates evaluation of distributed embedded systems FZ Forschungszentrum nformatik 3
4 Motivation(2) /O µc µc µc RAM HW HW /O Analysis model allows combination of UML specifications with analytic results of existing P and libraries Structured reuse of qualified P, platform based design Evaluation of system using environment models like event streams without simulation Structural analysis enables recognition of conflicts due to shared media Generating optimized topologies Automated design space exploration FZ Forschungszentrum nformatik 4
5 Analysis Approach Specification Sequence Diagram Structured Classes Transformation Behavioural Transformation Structural Extraction Analysis Models Communication Dependency Graph Structural Model FZ Forschungszentrum nformatik 5
6 Semantics of Communication Dependency Graphs Nodes 1, 2 nitial synchronization point S 1 R 1 R Blocking receive 6, 7 1,3 S Non-blocking Send 3,5 S 2 R 2 Edges 1,4 13,17 e com Communications R 3 C 3 S 3 13,17 e cdg Control Flow Edges e cdg represent the control flow between nodes Edge weights l min, l max represent min. and max. latency between nodes or communication latency FZ Forschungszentrum nformatik 6
7 Transformation of Sequence Diagrams to CDG dentification of communication events Setting synchronization behavior relating to message type Summation of activity durations including method calls between communication events, flattening call hierarchy Edge weights represent min/max execution time Considering combined fragments, inserting relations between paths nserting loop boundaries and marking priorities of the edges ncluding referenced sequence diagrams in transformation 3,5 S 1 S 2 6, 7 1, 2 R 1 R 2 1,3 1,4 13,17 R 3 C 3 S 3 FZ Forschungszentrum nformatik 7
8 Structural Extraction Definition of structural/ architectural alternative mappings using UML structured classes/sysml assemblies Extracting properties like shared media access and stereotypes Delays for communication channels in library or as tagged values Refinement allows iterations of analysis cycles nclusion of architecture as constraint for the communication and conflict analysis Design space exploration using different designs for behavior and structure ECU ECU OCB sensor OCB <<CAN>> sensor ECU ECU FZ Forschungszentrum nformatik 8
9 Analysis Approach Specification Sequence Diagram Structured Classes Transformation Analysis Models Behavioural Transformation Communication Dependency Graph Structural Extraction Structural Model Analysis Communication and Conflict Analysis FZ Forschungszentrum nformatik 9
10 Analysis of CDG are synchronization points (SP) S 1 R 1 S 1, R 1 are SP, if 6, 7 latency(path min ({, R 3 } S 1 )) 1,3 S 2 R 2 latency(path max ({, } )) S 3 R 1 1,4 13,17 C 3 R 3 S 3 Synchronicity condition: min. path to S max. path to R Synchronization equation to calculate (min, max) slack time Slack values are used for further analysis like WCRT, /O ratio or detection of possible conflicts Negative slack value represents violated synchronicity condition, possible data loss FZ Forschungszentrum nformatik 10
11 Example Communication Analysis R 1 R 4 7,11 C ,5 S 1 S 2 S 3 5,13 4, C ,6 Transformation to system of equations (using slack values): Min time to wait: x i : min. path to S, max. path to R 2 S 4 Max time to wait x i : max. path to C 3 3,4 S R 3, min. path to C1: x1 = 3 2 = 1 x1 = 5 1 = 4 C2: x2 = = 1 x2 = = 11 C3: x3 = = 10 x3 = = 27 C4: x4 = 6 + x (1 + x1 + 11) = 2 x4 = 4 + x (2 + x1 + 7) = 25 C1 C1: x1 = (7 + x4 + 3) = 6 x1 = (11 + x4 + 2) = 42 R R Negative min. slack represents a violated synchronization condition Communication latency defined by architectural description, additional parameter for communication analysis FZ Forschungszentrum nformatik 11
12 Example Conflict Analysis (1) Overlaps of the starting intervals of communication can lead to conflicts on shared media Using slack values to determine the intervals when communications take place Overlaps are possible even if no conflict can appear Communications can be separated by the control flow Consider the sequential order of the communication Traversing the CDG to create the relating Communication Scheduling Graph CSG Channel latencies included in conflict analysis R 1 R 4 7,11 34 C 4 3,5 4,6 S 1 4, 10 C 2 10 S 2 S 4 S 3 5,13 C 3 C 2 C 3 C R 2 R 3 3,4 ntervals for the starting time of communications FZ Forschungszentrum nformatik 12
13 Example - Conflict Analysis (2) 3,5 4,6 R 1 R 4 7,11 34 S 1 S 2 4, 10 C 2 10 R 2 S 4 3,4 R 3 C 4 5,13 C 3 S 3 1. Communication Scheduling Graph 2. Check paths 3. Coloring of the conflict graph R 2 S [ 4 [11, 20] 1, 2, 3, 4 ] C 2 [R,S 1,R 2,R 3 ] 1 [5, 13] C 3 C 4 [R 4,S 2,R 2,R 3 ] C 2 Overlaps of [R intervals 4,S 3,R 4,R 3 ] C 3 C 4 Res 1,C 2,C 3 C 3 and C 4 can have C 3 and C 4 potentially parallel! conflict! Res 2 C 4 FZ Forschungszentrum nformatik S 2 S 3 13
14 Analysis Approach Specification Sequence Diagram Structured Classes Transformation Analysis Models Behavioural Transformation Communication Dependency Graph Structural Extraction Structural Model Analysis Communication and Conflict Analysis Exploration Design Space Exploration FZ Forschungszentrum nformatik 14
15 Example - Design Space Exploration R 1 R 4 A B C D 7, ,5 4,6 S 1 S 2 4, 10 C ,13 C 4 C 3 S 3 R 2 S 4 R 3 3,4 Conflict graph Res 1 Res 2 C 2 C 3 C 4,C 2,C 3 C 4 Conflict Analysis based on conflict or compatibility graphs Approach can be used with communication duration Leads to design space exploration with different architectural and behavioral designs A B A B OCB OCB C D C D Evaluation of different architectures FZ Forschungszentrum nformatik 15
16 Conclusion Approach for global performance analysis in platform based design Estimation of the performance of a system/component specified with UML Translation of the behavior to a known analysis model allows combination of UML specifications with results from HW/SW communication analysis and environment models Early conflict analysis allows evaluation of system architectures defined by Structured Classes/ Composites Automated design space exploration by DiSCoE-Tool, allows fast refinement Transformation of analytical results to UML (Sequence Diagrams, Timing Diagrams) Generation of optimized topologies FZ Forschungszentrum nformatik 16
Component Design. Systems Engineering BSc Course. Budapest University of Technology and Economics Department of Measurement and Information Systems
Component Design Systems Engineering BSc Course Budapest University of Technology and Economics Department of Measurement and Information Systems Traceability Platform-based systems design Verification
More informationTrace-Based Context-Sensitive Timing Simulation Considering Execution Path Variations
FZI FORSCHUNGSZENTRUM INFORMATIK Trace-Based Context-Sensitive Timing Simulation Considering Execution Path Variations Sebastian Ottlik, Jan Micha Borrmann, Sadik Asbach, Alexander Viehl, Wolfgang Rosenstiel,
More informationFast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations
FZI Forschungszentrum Informatik at the University of Karlsruhe Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations Oliver Bringmann 1 RESEARCH ON YOUR BEHALF Outline
More informationOMG Systems Modeling Language Tutorial May, 2012
OMG Systems Modeling Language Tutorial May, 2012 Giuseppe Scanniello Giuseppina Casalaro System Engineering Overview System Engineering (SE) is a discipline to deal with complex system realised through
More informationEnterprise Architect Training Courses
On-site training from as little as 135 per delegate per day! Enterprise Architect Training Courses Tassc trainers are expert practitioners in Enterprise Architect with over 10 years experience in object
More informationConstraint-based Platform Variants Specification for Early System Verification
FZI FORSCHUNGSZENTRUM INFORMATIK Constraint-based Platform Variants Specification for Early System Verification Andreas Burger 1, Alexander Viehl 1, Andreas Braun 1, Finn Haedicke 2,4, Daniel Große 2,
More informationModeling, Analysis and Refinement of Heterogeneous Interconnected Systems Using Virtual Platforms
Modeling, Analysis and Refinement of Heterogeneous Interconnected Systems Using Virtual Platforms O. Bringmann (FZI), J. Gerlach (BOSCH), U. Nageldinger (Infineon), J. Stellmacher (Cadence) The VISION
More informationTiming Analysis on Complex Real-Time Automotive Multicore Architectures
2 nd Workshop on Mapping Applications to MPSoCs St. Goar, June 2009 Timing Analysis on Complex Real-Time Automotive Multicore Architectures Mircea Negrean Simon Schliecker Rolf Ernst Technische Universität
More informationCo-Design of Many-Accelerator Heterogeneous Systems Exploiting Virtual Platforms. SAMOS XIV July 14-17,
Co-Design of Many-Accelerator Heterogeneous Systems Exploiting Virtual Platforms SAMOS XIV July 14-17, 2014 1 Outline Introduction + Motivation Design requirements for many-accelerator SoCs Design problems
More informationUML 2.0 State Machines
UML 2.0 State Machines Frederic.Mallet@unice.fr Université Nice Sophia Antipolis M1 Formalisms for the functional and temporal analysis With R. de Simone Objectives UML, OMG and MDA Main diagrams in UML
More informationProcess and data flow modeling
Process and data flow modeling Vince Molnár Informatikai Rendszertervezés BMEVIMIAC01 Budapest University of Technology and Economics Fault Tolerant Systems Research Group Budapest University of Technology
More informationSoftware architecture in ASPICE and Even-André Karlsson
Software architecture in ASPICE and 26262 Even-André Karlsson Agenda Overall comparison (3 min) Why is the architecture documentation difficult? (2 min) ASPICE requirements (8 min) 26262 requirements (12
More informationPREEvision at Porsche (Update 2018)
PREEvision at Porsche (Update 2018) Markus Kühl EEY2 2/26 Agenda 1 2 Overview (Porsche Update 2018) Continuous Integration and Design Traceability by combining logical and software architecture Use of
More informationAn Introduction to Software Architecture
An Introduction to Software Architecture Software Engineering Design Lecture 11 Motivation for studying SW architecture As the size of SW systems increases, the algorithms and data structures of the computation
More informationObject-Oriented Design
Object-Oriented Design Lecturer: Raman Ramsin Lecture 10: Analysis Packages 1 Analysis Workflow: Packages The analysis workflow consists of the following activities: Architectural analysis Analyze a use
More informationInteractions A link message
Interactions An interaction is a behavior that is composed of a set of messages exchanged among a set of objects within a context to accomplish a purpose. A message specifies the communication between
More informationModeling and SW Synthesis for
Modeling and SW Synthesis for Heterogeneous Embedded Systems in UML/MARTE Hector Posadas, Pablo Peñil, Alejandro Nicolás, Eugenio Villar University of Cantabria Spain Motivation Design productivity it
More informationAn Introduction to Software Architecture
An Introduction to Software Architecture Software Requirements and Design CITS 4401 Lecture 11 Motivation for studying SW architecture As the size of SW systems increase, the algorithms and data structures
More informationUNIT I. 3. Write a short notes on process view of 4+1 architecture. 4. Why is object-oriented approach superior to procedural approach?
Department: Information Technology Questions Bank Class: B.E. (I.T) Prof. Bhujbal Dnyaneshwar K. Subject: Object Oriented Modeling & Design dnyanesh.bhujbal11@gmail.com ------------------------------------------------------------------------------------------------------------
More informationDescribing the architecture: Creating and Using Architectural Description Languages (ADLs): What are the attributes and R-forms?
Describing the architecture: Creating and Using Architectural Description Languages (ADLs): What are the attributes and R-forms? CIS 8690 Enterprise Architectures Duane Truex, 2013 Cognitive Map of 8090
More informationTaking the Right Turn with Safe and Modular Solutions for the Automotive Industry
Taking the Right Turn with Safe and Modular Solutions for the Automotive Industry A Time-Triggered Middleware for Safety- Critical Automotive Applications Ayhan Mehmet, Maximilian Rosenblattl, Wilfried
More informationContemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.
Contemporary Design We have been talking about design process Let s now take next steps into examining in some detail Increasing complexities of contemporary systems Demand the use of increasingly powerful
More informationFunctional Safety and Safety Standards: Challenges and Comparison of Solutions AA309
June 25th, 2007 Functional Safety and Safety Standards: Challenges and Comparison of Solutions AA309 Christopher Temple Automotive Systems Technology Manager Overview Functional Safety Basics Functional
More informationPushing the limits of CAN - Scheduling frames with offsets provides a major performance boost
Pushing the limits of CAN - Scheduling frames with offsets provides a major performance boost Nicolas NAVET INRIA / RealTime-at-Work http://www.loria.fr/~nnavet http://www.realtime-at-work.com Nicolas.Navet@loria.fr
More informationAnalysis of the combined use of SCADE and UML 2.x models. Project description. Ramin Hedayati. Member of GRADUIERTENKOLLEG EINGEBETTETE SYSTEME
Analysis of the combined use of SCADE and UML 2.x s Project description Ramin Hedayati Member of GRADUIERTENKOLLEG EINGEBETTETE SYSTEME 25.11.2007 GESy of combining both s Advantages and disadvatages of
More informationAn Information Model for High-Integrity Real Time Systems
An Information Model for High-Integrity Real Time Systems Alek Radjenovic, Richard Paige, Philippa Conmy, Malcolm Wallace, and John McDermid High-Integrity Systems Group, Department of Computer Science,
More informationProcessor Architecture and Interconnect
Processor Architecture and Interconnect What is Parallelism? Parallel processing is a term used to denote simultaneous computation in CPU for the purpose of measuring its computation speeds. Parallel Processing
More informationCOMPUTATIONAL PROPERIES OF DSP ALGORITHMS
COMPUTATIONAL PROPERIES OF DSP ALGORITHMS 1 DSP Algorithms A DSP algorithm is a computational rule, f, that maps an ordered input sequence, x(nt), to an ordered output sequence, y(nt), according to xnt
More informationPPOOA, An Architectural Style for Real Time Systems
PPOOA, An Architectural Style for Real Time Systems José Luis Fernández Sánchez Industrial Engineering School Universidad Politécnica de Madrid e-mail: fernandezjl@acm.org September 2004 PPOOA-WP-01_2004.pdf
More informationApplied Formal Methods - From CSP to Executable Hybrid Specifications
Applied Formal Methods - From CSP to Executable Hybrid Specifications Jan Peleska Technologie-Zentrum Informatik TZI, Universität Bremen and Verified Systems International GmbH, jp@verified.de Overview
More informationUP Requirements. Software Design - Dr Eitan Hadar (c) Activities of greater emphasis in this book. UP Workflows. Business Modeling.
UP Requirements UP Workflows Business Modeling Requirements Analysis and Design Implementation Test Deployment Configuration & Change Management Project Management Environment Iterations Activities of
More informationWorkloads Programmierung Paralleler und Verteilter Systeme (PPV)
Workloads Programmierung Paralleler und Verteilter Systeme (PPV) Sommer 2015 Frank Feinbube, M.Sc., Felix Eberhardt, M.Sc., Prof. Dr. Andreas Polze Workloads 2 Hardware / software execution environment
More informationCOSC 6385 Computer Architecture - Memory Hierarchy Design (III)
COSC 6385 Computer Architecture - Memory Hierarchy Design (III) Fall 2006 Reducing cache miss penalty Five techniques Multilevel caches Critical word first and early restart Giving priority to read misses
More informationBottom-Up Performance Analysis Considering Time Slice Based Software Scheduling at System Level
Bottom-Up Performance Analysis Considering Time Slice Based Software Scheduling at System Level Alexander Viehl, Michael Pressler, Oliver Bringmann FZ Forschungszentrum nformatik Haid-und-Neu-Str. 10-14
More informationSoftware Pipelining by Modulo Scheduling. Philip Sweany University of North Texas
Software Pipelining by Modulo Scheduling Philip Sweany University of North Texas Overview Instruction-Level Parallelism Instruction Scheduling Opportunities for Loop Optimization Software Pipelining Modulo
More informationCache Performance and Memory Management: From Absolute Addresses to Demand Paging. Cache Performance
6.823, L11--1 Cache Performance and Memory Management: From Absolute Addresses to Demand Paging Asanovic Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 Cache Performance 6.823,
More informationHardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationUSING PAPYRUS IN A DESIGN SPACE EXPLORATION TOOLCHAIN CURRENT DEVELOPMENTS AT FLANDERS MAKE
USING PAPYRUS IN A DESIGN SPACE EXPLORATION TOOLCHAIN CURRENT DEVELOPMENTS AT FLANDERS MAKE Who is Flanders Make? A Flemish research institute whose mission is to strengthen the long-term international
More informationModeling Event Stream Hierarchies with Hierarchical Event Models
Modeling Event Stream Hierarchies with Hierarchical Event Models Jonas Rox, Rolf Ernst Institute of Computer and Communication Network Engineering Technical University of Braunschweig D-38106 Braunschweig
More informationUML EXTENSIONS FOR MODELING REAL-TIME AND EMBEDDED SYSTEMS
The International Workshop on Discrete-Event System Design, DESDes 01, June 27 29, 2001; Przytok near Zielona Gora, Poland UML EXTENSIONS FOR MODELING REAL-TIME AND EMBEDDED SYSTEMS Sławomir SZOSTAK 1,
More informationExperiences and Challenges of Transaction-Level Modelling with SystemC 2.0
Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0 Alain CLOUARD STMicroelectronics Central R&D (Grenoble, France) STMicroelectronics TLM is useful SoC HW/SW design flow Standard
More informationCode Generation for QEMU-SystemC Cosimulation from SysML
Code Generation for QEMU- Cosimulation from SysML Da He, Fabian Mischkalla, Wolfgang Mueller University of Paderborn/C-Lab, Fuerstenallee 11, 33102 Paderborn, Germany {dahe, fabianm, wolfgang}@c-lab.de
More informationTraditional Approaches to Modeling
Traditional Approaches to Modeling Timeliness, Performance and How They Relate to Modeling, Architecture and Design Mark S. Gerhardt Chief Architect Pittsburgh, PA 15213 Levels of Real Time Performance
More informationHippo Software BPMN and UML Training
Hippo Software BPMN and UML Training Icon Key: www.hippo-software.co.uk Teaches theory concepts and notation Teaches practical use of Enterprise Architect Covers BPMN, UML, SysML, ArchiMate Includes paper
More informationRequirements Analysis. SE 555 Software Requirements & Specification
Requirements Analysis Goals of Requirements Analysis Create requirements containing sufficient detail and of high enough quality to allow realistic project planning as well as successful design and implementation.
More informationTowards Integrating SysML and AUTOSAR Modeling via Bidirectional Model Synchronization
Towards Integrating SysML and AUTOSAR Modeling via Bidirectional Model Synchronization Holger Giese, Stephan Hildebrandt and Stefan Neumann [first name].[last name]@hpi.uni-potsdam.de Hasso Plattner Institute
More informationIntroduction to MLM. SoC FPGA. Embedded HW/SW Systems
Introduction to MLM Embedded HW/SW Systems SoC FPGA European SystemC User s Group Meeting Barcelona September 18, 2007 rocco.le_moigne@cofluentdesign.com Agenda Methodology overview Modeling & simulation
More informationSequence Diagrams. Massimo Felici. Massimo Felici Sequence Diagrams c
Sequence Diagrams Massimo Felici What are Sequence Diagrams? Sequence Diagrams are interaction diagrams that detail how operations are carried out Interaction diagrams model important runtime interactions
More informationRuntime Adaptation of Application Execution under Thermal and Power Constraints in Massively Parallel Processor Arrays
Runtime Adaptation of Application Execution under Thermal and Power Constraints in Massively Parallel Processor Arrays Éricles Sousa 1, Frank Hannig 1, Jürgen Teich 1, Qingqing Chen 2, and Ulf Schlichtmann
More informationInstruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU
Hardwired and Microprogrammed Control For each instruction, the control unit causes the CPU to execute a sequence of steps correctly. In reality, there must be control signals to assert lines on various
More informationNOTES ON OBJECT-ORIENTED MODELING AND DESIGN
NOTES ON OBJECT-ORIENTED MODELING AND DESIGN Stephen W. Clyde Brigham Young University Provo, UT 86402 Abstract: A review of the Object Modeling Technique (OMT) is presented. OMT is an object-oriented
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationMedia Path Analysis. Analyzing Media Paths Using IP SLA. Before You Begin. This section contains the following:
This section contains the following: Analyzing Media Paths Using IP SLA, page 1 Analyzing Media Paths Using VSAA, page 3 Managing a Video Test Call, page 6 Analyzing Media Paths Using IP SLA To start a
More informationWhat s New in Simulink Release R2016a and R2016b
What s New in Simulink Release R2016a and R2016b Mark Walker 2015 The MathWorks, Inc. 1 What s New in Simulink R2016a/b 2 What s New in Simulink R2016a/b 3 Our Objectives with Simulink R2016b Provide immediate
More informationReuse of Hardware Independent Test Sequences across MiL-, SiL- and HiL-Test Scenarios
Reuse of Hardware Independent Test Sequences across MiL-, SiL- and HiL-Test Scenarios Testing Expo 2008 Stuttgart Berner & Mattner Systemtechnik GmbH Contents Test methods in the automotive industry Problems
More informationA Reconnaissance on Design Patterns
A Reconnaissance on Design Patterns M.Chaithanya Varma Student of computer science engineering, Sree Vidhyanikethan Engineering college, Tirupati, India ABSTRACT: In past decade, design patterns have been
More informationChapter 8. Virtual Memory
Operating System Chapter 8. Virtual Memory Lynn Choi School of Electrical Engineering Motivated by Memory Hierarchy Principles of Locality Speed vs. size vs. cost tradeoff Locality principle Spatial Locality:
More informationCOSC 6385 Computer Architecture. - Memory Hierarchies (II)
COSC 6385 Computer Architecture - Memory Hierarchies (II) Fall 2008 Cache Performance Avg. memory access time = Hit time + Miss rate x Miss penalty with Hit time: time to access a data item which is available
More informationA UML 2 Profile for Variability Models and their Dependency to Business Processes
A UML 2 Profile for Variability Models and their Dependency to Business Processes Birgit Korherr and Beate List Women s Postgraduate College for Internet Technologies Institute of Software Technology and
More informationAutomatic Counterflow Pipeline Synthesis
Automatic Counterflow Pipeline Synthesis Bruce R. Childers, Jack W. Davidson Computer Science Department University of Virginia Charlottesville, Virginia 22901 {brc2m, jwd}@cs.virginia.edu Abstract The
More informationA Generic RTOS Model for Real-time Systems Simulation with SystemC
A Generic RTOS Model for Real-time Systems Simulation with SystemC R. Le Moigne, O. Pasquier, J-P. Calvez Polytech, University of Nantes, France rocco.lemoigne@polytech.univ-nantes.fr Abstract The main
More informationIndex. C cmp;l, 126. C rq;l, 127. A A sp. B BANDWIDTH, 32, 218 complexity of, 32 k-bandwidth, 32, 218
, 24, 96, 116 -compatible, 125 ++, 38 [], 125 P;l, 25 Q;l, 127 A A sp I, 166, 173 A sp R, 166, 173 174 A tw I, 189, 205 A tw R, 189, 205 210 adjacency list representation, 13 adjacent, 9 algorithm, 11
More informationEfficient Use of Iterative Solvers in Nested Topology Optimization
Efficient Use of Iterative Solvers in Nested Topology Optimization Oded Amir, Mathias Stolpe and Ole Sigmund Technical University of Denmark Department of Mathematics Department of Mechanical Engineering
More informationEnterprise Architect. User Guide Series. SysML Models. Author: Sparx Systems. Date: 30/06/2017. Version: 1.0 CREATED WITH
Enterprise Architect User Guide Series SysML Models Author: Sparx Systems Date: 30/06/2017 Version: 1.0 CREATED WITH Table of Contents Systems Engineering 3 Systems Modeling Language (SysML) 8 SysML Activity
More informationA Low Latency Data Transmission Scheme for Smart Grid Condition Monitoring Applications 28/05/2012
1 A Low Latency Data Transmission Scheme for Smart Grid Condition Monitoring Applications I R F A N S. A L - A N B A G I, M E L I K E E R O L - K A N T A R C I, H U S S E I N T. M O U F T A H U N I V E
More informationPlant Modeling for Powertrain Control Design
Plant Modeling for Powertrain Control Design Modelica Automotive Workshop Dearborn, MI November 19, 2002 Dr. Larry Michaels GM Powertrain Controls Engineering Challenges in PT Control Design Control System
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationBuilding a Bridge: from Pre-Silicon Verification to Post-Silicon Validation
Building a Bridge: from Pre-Silicon Verification to Post-Silicon Validation FMCAD, 2008 Moshe Levinger 26/11/2008 Talk Outline Simulation-Based Functional Verification Pre-Silicon Technologies Random Test
More informationFlight Systems are Cyber-Physical Systems
Flight Systems are Cyber-Physical Systems Dr. Christopher Landauer Software Systems Analysis Department The Aerospace Corporation Computer Science Division / Software Engineering Subdivision 08 November
More informationA first attempt to combine SysML requirements diagrams and B
A first attempt to combine SysML requirements diagrams and B Régine Laleau, Farida Semmak, Abderrahman Matoussi, Dorian Petit, Ahmed Hammad, Bruno Tatibouet The TACOS project : founded by the French National
More informationCHAPTER 4 PULSE CODE MODULATION STANDARDS TABLE OF CONTENTS
CHAPTER 4 PULSE CODE MODULATION STANDARDS TABLE OF CONTENTS 4.1 General... 4-1 4.2 Class Distinctions and Bit-Oriented Characteristics... 4-1 4.3 Fixed Formats... 4-2 4.4 Format Change (Class II)... 4-6
More information06. Analysis Modeling
06. Analysis Modeling Division of Computer Science, College of Computing Hanyang University ERICA Campus 1 st Semester 2017 Overview of Analysis Modeling 1 Requirement Analysis 2 Analysis Modeling Approaches
More informationMemory Consistency. Challenges. Program order Memory access order
Memory Consistency Memory Consistency Memory Consistency Reads and writes of the shared memory face consistency problem Need to achieve controlled consistency in memory events Shared memory behavior determined
More informationCOMPLEX EMBEDDED SYSTEMS
COMPLEX EMBEDDED SYSTEMS Embedded System Design and Architectures Summer Semester 2012 System and Software Engineering Prof. Dr.-Ing. Armin Zimmermann Contents System Design Phases Architecture of Embedded
More informationHardware Modeling. Hardware Description. ECS Group, TU Wien
Hardware Modeling Hardware Description ECS Group, TU Wien Content of this course Hardware Specification Functional specification High Level Requirements Detailed Design Description Realisation Hardware
More informationMOJTABA MAHDAVI Mojtaba Mahdavi DSP Design Course, EIT Department, Lund University, Sweden
High Level Synthesis with Catapult MOJTABA MAHDAVI 1 Outline High Level Synthesis HLS Design Flow in Catapult Data Types Project Creation Design Setup Data Flow Analysis Resource Allocation Scheduling
More informationMARTE for time modeling and verification of real-time embedded system
MARTE for time modeling and verification of real-time embedded system Marie-Agnès Peraldi-Frati, Frédéric Mallet, Julien Deantoni, I3S Laboratory CNRS, University of Nice Sophia-Antipolis, INRIA Sophia-Antipolis,
More informationNear Memory Key/Value Lookup Acceleration MemSys 2017
Near Key/Value Lookup Acceleration MemSys 2017 October 3, 2017 Scott Lloyd, Maya Gokhale Center for Applied Scientific Computing This work was performed under the auspices of the U.S. Department of Energy
More informationTime Constrained Modulo Scheduling with Global Resource Sharing
Time Constrained Modulo Scheduling with Global Resource Sharing Christoph Jäschke Friedrich Beckmann Rainer Laur Institute for Electromagnetic Theory and Microelectronics, University of Bremen, Germany
More informationMOST Networking Approach for Video-Camera Systems in ADAS. Dr. Bernd Sostawa, Senior Manager of Business Development, Microchip Technology Inc.
MOST Networking Approach for Video-Camera Systems in ADAS Dr. Bernd Sostawa, Senior Manager of Business Development, Microchip Technology Inc. Evolution of E/E Architecture Driver assistance will become
More informationCycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs
Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs Jürgen Schnerr 1, Oliver Bringmann 1, and Wolfgang Rosenstiel 1,2 1 FZI Forschungszentrum Informatik Haid-und-Neu-Str.
More informationIn examining performance Interested in several things Exact times if computable Bounded times if exact not computable Can be measured
System Performance Analysis Introduction Performance Means many things to many people Important in any design Critical in real time systems 1 ns can mean the difference between system Doing job expected
More informationNetwork Intrusion Detection Systems. Beyond packet filtering
Network Intrusion Detection Systems Beyond packet filtering Goal of NIDS Detect attacks as they happen: Real-time monitoring of networks Provide information about attacks that have succeeded: Forensic
More informationComplexity-Reducing Design Patterns for Cyber-Physical Systems. DARPA META Project. AADL Standards Meeting January 2011 Steven P.
Complexity-Reducing Design Patterns for Cyber-Physical Systems DARPA META Project AADL Standards Meeting 24-27 January 2011 Steven P. Miller Delivered to the Government in Accordance with Contract FA8650-10-C-7081
More informationBest Practices for Model-Based Systems Engineering
Seminar / Workshop Best Practices for Model-Based Systems Engineering Hans-Peter Hoffmann, Ph.D. Chief Systems Methodologist, IBM Rational Software hoffmape@us.ibm.com Overview Successfully delivering
More informationSWE 760 Lecture 1: Introduction to Analysis & Design of Real-Time Embedded Systems
SWE 760 Lecture 1: Introduction to Analysis & Design of Real-Time Embedded Systems Hassan Gomaa References: H. Gomaa, Chapters 1, 2, 3 - Real-Time Software Design for Embedded Systems, Cambridge University
More informationModelling, Analysis and Scheduling with Dataflow Models
technische universiteit eindhoven Modelling, Analysis and Scheduling with Dataflow Models Marc Geilen, Bart Theelen, Twan Basten, Sander Stuijk, AmirHossein Ghamarian, Jeroen Voeten Eindhoven University
More informationMultimedia Systems 2011/2012
Multimedia Systems 2011/2012 System Architecture Prof. Dr. Paul Müller University of Kaiserslautern Department of Computer Science Integrated Communication Systems ICSY http://www.icsy.de Sitemap 2 Hardware
More informationSOFTWARE MODELING AND DESIGN. UML, Use Cases, Patterns, and. Software Architectures. Ki Cambridge UNIVERSITY PRESS. Hassan Gomaa
SOFTWARE MODELING AND DESIGN UML, Use Cases, Patterns, and Software Architectures Hassan Gomaa George Mason University, Fairfax, Virginia Ki Cambridge UNIVERSITY PRESS Contents Preface P"U
More informationRepresenting System Architecture
Representing System Architecture Logical View Implementation View End-user Functionality Programmers Software management Use Case View System integrators Performance Scalability Throughput Process View
More informationGeneration of Multigrid-based Numerical Solvers for FPGA Accelerators
Generation of Multigrid-based Numerical Solvers for FPGA Accelerators Christian Schmitt, Moritz Schmid, Frank Hannig, Jürgen Teich, Sebastian Kuckuk, Harald Köstler Hardware/Software Co-Design, System
More informationPROBABILISTIC SCHEDULING MICHAEL ROITZSCH
Faculty of Computer Science Institute of Systems Architecture, Operating Systems Group PROBABILISTIC SCHEDULING MICHAEL ROITZSCH DESKTOP REAL-TIME 2 PROBLEM worst case execution time (WCET) largely exceeds
More informationECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling
ECE 587 Hardware/Software Co-Design Spring 2018 1/20 ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling Professor Jia Wang Department of Electrical and Computer Engineering
More informationChapter 5. Topics in Memory Hierachy. Computer Architectures. Tien-Fu Chen. National Chung Cheng Univ.
Computer Architectures Chapter 5 Tien-Fu Chen National Chung Cheng Univ. Chap5-0 Topics in Memory Hierachy! Memory Hierachy Features: temporal & spatial locality Common: Faster -> more expensive -> smaller!
More informationResource Constrained Modulo Scheduling with Global Resource Sharing
Resource Constrained Modulo Scheduling with Global Resource Sharing Christoph Jäschke Rainer Laur Institute for Electromagnetic Theory and Microelectronics, University of Bremen/Germany fjaeschke,laurg@item.uni-bremen.de
More informationBusiness Modelling. PRACTICAL OBJECT-ORIENTED DESIGN WITH UML 2e. Early phase of development Inputs: Activities: informal specification
PRACTICAL OBJECT-ORIENTED DESIGN WITH UML 2e Chapter 4: Restaurant System: Business Modelling Slide 1/1 Business Modelling Early phase of development Inputs: informal specification Activities: create use
More informationHW/SW Co-design. Design of Embedded Systems Jaap Hofstede Version 3, September 1999
HW/SW Co-design Design of Embedded Systems Jaap Hofstede Version 3, September 1999 Embedded system Embedded Systems is a computer system (combination of hardware and software) is part of a larger system
More informationS1 Informatic Engineering
S1 Informatic Engineering Advanced Software Engineering WebE Design By: Egia Rosi Subhiyakto, M.Kom, M.CS Informatic Engineering Department egia@dsn.dinus.ac.id +6285640392988 SYLLABUS 8. Web App. Process
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More informationRetiming. Adapted from: Synthesis and Optimization of Digital Circuits, G. De Micheli Stanford. Outline. Structural optimization methods. Retiming.
Retiming Adapted from: Synthesis and Optimization of Digital Circuits, G. De Micheli Stanford Outline Structural optimization methods. Retiming. Modeling. Retiming for minimum delay. Retiming for minimum
More information