A Deterministic Fault-Tolerant and Deadlock-Free Routing Protocol in 2-D Meshes Based on Odd-Even Turn Model
|
|
- Cornelius Burke
- 5 years ago
- Views:
Transcription
1 A Deterministic Fault-Tolerant and Deadlock-Free Routing Protocol in 2-D Meshes Based on Odd-Even Turn Model Jie Wu Dept. of Computer Science and Engineering Florida Atlantic University Boca Raton, FL
2 Table of Contents 1. Introduction 2. Preliminaries and Related Work 3. Extended X-Y Routing 4. Orthogonal Faulty Blocks 5. Extensions 6. Conclusions
3 Introduction The performance of a direct network (such as 2-D meshes) depends on the efficiency of routing algorithm. Designing a deterministic routing protocol that is both fault-tolerant and deadlock-free poses a major challenge.
4 Routing Protocols Deterministic vs. adaptive Dimension-order routing (X-Y routing) X-Y routing is not fault-tolerant and it cannot tolerate even a single fault
5 Contributions Extended X-Y routing in 2-D meshes A novel fault model: orthogonal faulty block Fault-tolerant and deadlock-free routing without Virtual channels (VC s) (with constraints on fault, source, and destination distribution) Routing without certain constraints using VC s and virtual networks (VN s) Extensions to partial adaptive routing, traffic- and adaptivity-balanced routing using VN s
6 Table of Contents 1. Introduction 2. Preliminaries and Related Work 3. Extended X-Y Routing 4. Orthogonal Faulty Blocks 5. Extensions 6. Conclusions
7 2-D Meshes and Faulty Block
8 2-D Meshes and Faulty Block (cont d) All non-faulty nodes are safe initially. A non-faulty node is changed to unsafe if it has two unsafe or faulty neighbors in different dimensions. A faulty block consists of connected unsafe and faulty nodes. The convexity of faulty blocks facilitates a simple design of deadlock-free routing.
9 Wormhole Protocols A message is divided into packets A packet is divided into flits Flits are routed through the network in pipeline fashion
10 Deadlock in Routing
11 VC & VN VC (Dally,1987) and VN (Linda and Harden,1991) Escape channel (Duato, 1995)
12 Deadlock-Free Routing No deadlock-free routing can tolerate unlimited number of faults without using VC s All existing deadlock-free routing protocol require 2 or 3 VC s
13 Turn Model (Ni and Glass,1992) Deadlock avoidance (avoid a cycle) Four turns are disallowed in X-Y routing: two in a clockwise cycle and two in a counter-clockwise cycle Two turns are disallowed in the Turn model: one in a clockwise cycle and one in a counter-clockwise cycle
14 Odd-Even Turn Model (Chiu,2000) Prevent the formation of the rightmost column segment of a cycle Once east-bound starts, no more west-bound is allowed in the routing process
15 Rules in Even-Odd Turn Model Any packet is not allowed to take an EN or ES turn at any node located in an even column, and it is not allowed take an NW or SW turn at any node located in an odd column
16 Table of Contents 1. Introduction 2. Preliminaries and Related Work 3. Extended X-Y Routing 4. Orthogonal Faulty Blocks 5. Extensions 6. Conclusions
17 Assumptions Node fault only Static fault model Source and destination outside faulty blocks The destination is not a boundary node of any faulty block No fault at the edge of a mesh The 2-D mesh is connected Four directions: North (X+), South (X-), East (Y+), and West (Y-)
18 Localized Algorithm Each processor (process) interacts with others in a restricted vicinity, but collectively achieves a desired global objective Each processor (process) performs exceedingly simple task such as maintaining and propagating information marker
19 Extended Faulty Blocks (EFB s) Distance between two EFB s: 2 (North and South) and 3 (East and West) All nonfaulty nodes are safe initially. A nonfaulty node is changed to unsafe if it has two unsafe or faulty neighbors that are not all in the x dimension; or it has an unsafe or faulty neighbor in the x dimension and an unsafe or faulty 2-hop neighbor (neighbor's neighbor) in the y dimension.
20 Extended Faulty Blocks (cont.)
21 Extended X-Y Routing In phase 1, the offset along the x dimension is reduced to zero In phase 2, the offset along the y dimension is reduced to zero Two modes: normal and abnormal Extended faulty blocks
22 Extended X-Y Routing (cont.) Two cases of routing in phases 1 and 2 The extended X-Y routing in deadlock-free and livelock-free
23 Extended X-Y Routing (cont.) Extended X-Y routing: /* the packet is sent to an even column */ If the source is in an odd column and x is nonzero,then the packet is sent to its west neighbor in an even column.
24 Extended X-Y Routing (cont.) phase 1: reduce x (Normal mode) reduce x to zero by sending the packet north (or south) (with no 180 degree turn). (Abnormal mode) when a north-bound (south-bound) packet reaches a boundary node of a faulty block, it is routed around the block clockwise (counter-clockwise) by following the boundary ring of the faulty block. The packet takes the first even column turn whenever possible and step (a) is followed.
25 Extended X-Y Routing (cont.) phase 2: reduce y Once x is reduced to zero, an NW or NE turn is performed for the north-bound packet and a SW or SE turn is performed for a south-bound packet. The selection of a turn depends on the relative location of the destination to the current node. (Normal) reduce y to zero by sending the packet east (west) (with no 180 degree turn). (Abnormal) when a east-bound (west-bound) packet reaches a boundary node of a faulty block, it is routed around the block, clockwise or counterclockwise. Routing around the block is completed when x is again reduced to zero and normal mode is followed.
26 Routing Example
27 Two Special Cases:
28 Table of Contents 1. Introduction 2. Preliminaries and Related Work 3. Extended X-Y Routing 4. Orthogonal Faulty Blocks 5. Extensions 6. Conclusions
29 Orthogonal Faulty Blocks (OFB s) A region is orthogonal convex iff For any horizontal or vertical line, if two nodes on the line are inside the region, then all the nodes on the line that are between these two nodes are also inside the region
30 OFB s (cont.) Nonfaulty nodes are marked safe/unsafe in faulty blocks All safe nodes are marked enabled An unsafe node is initially marked disabled An disabled node is changed to the enabled status if it has two or more enabled neighbors
31 OFB s (cont.)
32 Extended Orthogonal Faulty Blocks (EOFB s) Unsafe nodes can be remarked in the following sequence: An unsafe node is remarked semi-faulty if it has a faulty south or north neighbor. An unsafe or semi-faulty node is remarked disabled if the status of its east and west neighbors belong to one of the following three cases: faulty and semi-faulty, semi-faulty and faulty,or faulty and faulty, respectively. An unsafe or semi-faulty is remarked enabled if it has two or more enabled neighbors.
33 EOFB s (cont.)
34 Routing Example Routing along orthogonal faulty blocks
35 Comparisons The number of nodes covered in (a) FBs and extended FBs and (b) OFBs and extended OFBs
36 Table of Contents 1. Introduction 2. Preliminaries and Related Work 3. Extended X-Y Routing 4. Orthogonal Faulty Blocks 5. Extensions 6. Conclusions
37 Extensions Partial adaptive routing EW-routing (extended X-Y routing) WE-routing (restricted zig-zag routing)
38 Extensions (cont.) Traffic- and adaptivity-balanced routing using VC s and VN s
39 Extensions (cont.) Extended Rule: same as the original one except the role of even and odd is exchanged.
40 Extensions (cont.) Removing constraints: Removing assumption (2): the destination is not a boundary node of any faulty block E O
41 Extensions (cont.) The destination is an unsafe but enabled node
42 Table of Contents 1. Introduction 2. Preliminaries and Related Work 3. Extended X-Y Routing 4. Orthogonal Faulty Blocks 5. Extensions 6. Conclusions
43 Conclusions A simple and efficient deterministic fault-tolerant and deadlock-free routing in 2-D meshes without VC s The approach can be applied to 2-D meshes with any convex type of faulty blocks with simple modification The use of localized algorithms to construct rectangular faulty blocks and its extensions Future work: extensions to higher dimensional meshes and 2-D tori
Fault-Tolerant and Deadlock-Free Routing in 2-D Meshes Using Rectilinear-Monotone Polygonal Fault Blocks
Fault-Tolerant and Deadlock-Free Routing in -D Meshes Using Rectilinear-Monotone Polygonal Fault Blocks Jie Wu Department of Computer Science and Engineering Florida Atlantic University Boca Raton, FL
More informationFault-adaptive routing
Fault-adaptive routing Presenter: Zaheer Ahmed Supervisor: Adan Kohler Reviewers: Prof. Dr. M. Radetzki Prof. Dr. H.-J. Wunderlich Date: 30-June-2008 7/2/2009 Agenda Motivation Fundamentals of Routing
More informationOn Constructing the Minimum Orthogonal Convex Polygon for the Fault-Tolerant Routing in 2-D Faulty Meshes 1
On Constructing the Minimum Orthogonal Convex Polygon for the Fault-Tolerant Routing in 2-D Faulty Meshes 1 Jie Wu Department of Computer Science and Engineering Florida Atlantic University Boca Raton,
More informationOn Constructing the Minimum Orthogonal Convex Polygon in 2-D Faulty Meshes
On Constructing the Minimum Orthogonal Convex Polygon in 2-D Faulty Meshes Jie Wu Department of Computer Science and Engineering Florida Atlantic University Boca Raton, FL 33431 E-mail: jie@cse.fau.edu
More informationFault-Tolerant Routing Algorithm in Meshes with Solid Faults
Fault-Tolerant Routing Algorithm in Meshes with Solid Faults Jong-Hoon Youn Bella Bose Seungjin Park Dept. of Computer Science Dept. of Computer Science Dept. of Computer Science Oregon State University
More informationMESH-CONNECTED multicomputers, especially those
IEEE TRANSACTIONS ON RELIABILITY, VOL. 54, NO. 3, SEPTEMBER 2005 449 On Constructing the Minimum Orthogonal Convex Polygon for the Fault-Tolerant Routing in 2-D Faulty Meshes Jie Wu, Senior Member, IEEE,
More informationA Distributed Formation of Orthogonal Convex Polygons in Mesh-Connected Multicomputers
A Distributed Formation of Orthogonal Convex Polygons in Mesh-Connected Multicomputers Jie Wu Department of Computer Science and Engineering Florida Atlantic University Boca Raton, FL 3343 Abstract The
More informationFault-Tolerant Wormhole Routing Algorithms in Meshes in the Presence of Concave Faults
Fault-Tolerant Wormhole Routing Algorithms in Meshes in the Presence of Concave Faults Seungjin Park Jong-Hoon Youn Bella Bose Dept. of Computer Science Dept. of Computer Science Dept. of Computer Science
More informationIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 1, JANUARY
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 1, JANUARY 2014 113 ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels Binzhang Fu, Member, IEEE,
More informationFault-Tolerant Routing in Fault Blocks. Planarly Constructed. Dong Xiang, Jia-Guang Sun, Jie. and Krishnaiyan Thulasiraman. Abstract.
Fault-Tolerant Routing in Fault Blocks Planarly Constructed Dong Xiang, Jia-Guang Sun, Jie and Krishnaiyan Thulasiraman Abstract A few faulty nodes can an n-dimensional mesh or torus network unsafe for
More informationBARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs
-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs Pejman Lotfi-Kamran, Masoud Daneshtalab *, Caro Lucas, and Zainalabedin Navabi School of Electrical and Computer Engineering, The
More informationA New Fault Information Model for Fault-Tolerant Adaptive and Minimal Routing in 3-D Meshes
A New Fault Information Model for Fault-Tolerant Adaptive and Minimal Routing in 3-D Meshes hen Jiang Department of Computer Science Information Assurance Center West Chester University West Chester, PA
More informationMESH-CONNECTED networks have been widely used in
620 IEEE TRANSACTIONS ON COMPUTERS, VOL. 58, NO. 5, MAY 2009 Practical Deadlock-Free Fault-Tolerant Routing in Meshes Based on the Planar Network Fault Model Dong Xiang, Senior Member, IEEE, Yueli Zhang,
More informationNOC Deadlock and Livelock
NOC Deadlock and Livelock 1 Deadlock (When?) Deadlock can occur in an interconnection network, when a group of packets cannot make progress, because they are waiting on each other to release resource (buffers,
More informationFault-Tolerant Adaptive and Minimal Routing in Mesh-Connected Multicomputers Using Extended Safety Levels
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 11, NO. 2, FEBRUARY 2000 149 Fault-Tolerant Adaptive and Minimal Routing in Mesh-Connected Multicomputers Using Extended Safety Levels Jie Wu,
More informationThe Odd-Even Turn Model for Adaptive Routing
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 11, NO. 7, JULY 2000 729 The Odd-Even Turn Model for Adaptive Routing Ge-Ming Chiu, Member, IEEE Computer Society AbstractÐThis paper presents
More informationCommunication in Multicomputers with Nonconvex Faults
Communication in Multicomputers with Nonconvex Faults Suresh Chalasani Rajendra V. Boppana Technical Report : CS-96-12 October 1996 The University of Texas at San Antonio Division of Computer Science San
More information(i,j,k) North. Back (0,0,0) West (0,0,0) 01. East. Z Front. South. (a) (b)
A Simple Fault-Tolerant Adaptive and Minimal Routing Approach in 3-D Meshes y Jie Wu Department of Computer Science and Engineering Florida Atlantic University Boca Raton, FL 33431 Abstract In this paper
More informationCommunication in Multicomputers with Nonconvex Faults?
In Proceedings of EUROPAR 95 Communication in Multicomputers with Nonconvex Faults? Suresh Chalasani 1 and Rajendra V. Boppana 2 1 Dept. of ECE, University of Wisconsin-Madison, Madison, WI 53706-1691,
More informationFT-Z-OE: A Fault Tolerant and Low Overhead Routing Algorithm on TSV-based 3D Network on Chip Links
FT-Z-OE: A Fault Tolerant and Low Overhead Routing Algorithm on TSV-based 3D Network on Chip Links Hoda Naghibi Jouybari College of Electrical Engineering, Iran University of Science and Technology, Tehran,
More informationInterconnection Networks: Routing. Prof. Natalie Enright Jerger
Interconnection Networks: Routing Prof. Natalie Enright Jerger Routing Overview Discussion of topologies assumed ideal routing In practice Routing algorithms are not ideal Goal: distribute traffic evenly
More informationDeadlock and Livelock. Maurizio Palesi
Deadlock and Livelock 1 Deadlock (When?) Deadlock can occur in an interconnection network, when a group of packets cannot make progress, because they are waiting on each other to release resource (buffers,
More informationDynamic Stress Wormhole Routing for Spidergon NoC with effective fault tolerance and load distribution
Dynamic Stress Wormhole Routing for Spidergon NoC with effective fault tolerance and load distribution Nishant Satya Lakshmikanth sailtosatya@gmail.com Krishna Kumaar N.I. nikrishnaa@gmail.com Sudha S
More informationDeadlock and Router Micro-Architecture
1 EE482: Advanced Computer Organization Lecture #8 Interconnection Network Architecture and Design Stanford University 22 April 1999 Deadlock and Router Micro-Architecture Lecture #8: 22 April 1999 Lecturer:
More informationFault-tolerant & Adaptive Stochastic Routing Algorithm. for Network-on-Chip. Team CoheVer: Zixin Wang, Rong Xu, Yang Jiao, Tan Bie
Fault-tolerant & Adaptive Stochastic Routing Algorithm for Network-on-Chip Team CoheVer: Zixin Wang, Rong Xu, Yang Jiao, Tan Bie Idea & solution to be investigated by the project There are some options
More informationSanaz Azampanah Ahmad Khademzadeh Nader Bagherzadeh Majid Janidarmian Reza Shojaee
Sanaz Azampanah Ahmad Khademzadeh Nader Bagherzadeh Majid Janidarmian Reza Shojaee Application-Specific Routing Algorithm Selection Function Look-Ahead Traffic-aware Execution (LATEX) Algorithm Experimental
More informationA NEW DEADLOCK-FREE FAULT-TOLERANT ROUTING ALGORITHM FOR NOC INTERCONNECTIONS
A NEW DEADLOCK-FREE FAULT-TOLERANT ROUTING ALGORITHM FOR NOC INTERCONNECTIONS Slaviša Jovanović, Camel Tanougast, Serge Weber Christophe Bobda Laboratoire d instrumentation électronique de Nancy - LIEN
More informationGeneric Methodologies for Deadlock-Free Routing
Generic Methodologies for Deadlock-Free Routing Hyunmin Park Dharma P. Agrawal Department of Computer Engineering Electrical & Computer Engineering, Box 7911 Myongji University North Carolina State University
More informationRecall: The Routing problem: Local decisions. Recall: Multidimensional Meshes and Tori. Properties of Routing Algorithms
CS252 Graduate Computer Architecture Lecture 16 Multiprocessor Networks (con t) March 14 th, 212 John Kubiatowicz Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~kubitron/cs252
More informationLecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)
Lecture 12: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) 1 Topologies Internet topologies are not very regular they grew
More informationSOFTWARE BASED FAULT-TOLERANT OBLIVIOUS ROUTING IN PIPELINED NETWORKS*
SOFTWARE BASED FAULT-TOLERANT OBLIVIOUS ROUTING IN PIPELINED NETWORKS* Young-Joo Suh, Binh Vien Dao, Jose Duato, and Sudhakar Yalamanchili Computer Systems Research Laboratory Facultad de Informatica School
More informationDeadlock. Reading. Ensuring Packet Delivery. Overview: The Problem
Reading W. Dally, C. Seitz, Deadlock-Free Message Routing on Multiprocessor Interconnection Networks,, IEEE TC, May 1987 Deadlock F. Silla, and J. Duato, Improving the Efficiency of Adaptive Routing in
More informationGeneralized Theory for Deadlock-Free Adaptive Wormhole Routing and its Application to Disha Concurrent
Generalized Theory for Deadlock-Free Adaptive Wormhole Routing and its Application to Disha Concurrent Anjan K. V. Timothy Mark Pinkston José Duato Pyramid Technology Corp. Electrical Engg. - Systems Dept.
More informationLecture 24: Interconnection Networks. Topics: topologies, routing, deadlocks, flow control
Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control 1 Topology Examples Grid Torus Hypercube Criteria Bus Ring 2Dtorus 6-cube Fully connected Performance Bisection
More informationDesign and Evaluation of a Fault-Tolerant Adaptive Router for Parallel Computers
Design and Evaluation of a Fault-Tolerant Adaptive Router for Parallel Computers Tsutomu YOSHINAGA, Hiroyuki HOSOGOSHI, Masahiro SOWA Graduate School of Information Systems, University of Electro-Communications,
More informationLecture: Interconnection Networks. Topics: TM wrap-up, routing, deadlock, flow control, virtual channels
Lecture: Interconnection Networks Topics: TM wrap-up, routing, deadlock, flow control, virtual channels 1 TM wrap-up Eager versioning: create a log of old values Handling problematic situations with a
More informationEE 382C Interconnection Networks
EE 8C Interconnection Networks Deadlock and Livelock Stanford University - EE8C - Spring 6 Deadlock and Livelock: Terminology Deadlock: A condition in which an agent waits indefinitely trying to acquire
More informationReliable Unicasting in Faulty Hypercubes Using Safety Levels
IEEE TRANSACTIONS ON COMPUTERS, VOL. 46, NO. 2, FEBRUARY 997 24 Reliable Unicasting in Faulty Hypercubes Using Safety Levels Jie Wu, Senior Member, IEEE Abstract We propose a unicasting algorithm for faulty
More informationDeadlock-free XY-YX router for on-chip interconnection network
LETTER IEICE Electronics Express, Vol.10, No.20, 1 5 Deadlock-free XY-YX router for on-chip interconnection network Yeong Seob Jeong and Seung Eun Lee a) Dept of Electronic Engineering Seoul National Univ
More informationDeadlock-Free Adaptive Routing in Meshes Based on Cost-Effective Deadlock Avoidance Schemes
Deadlock-Free Adaptive Routing in Meshes Based on Cost-Effective Deadlock Avoidance Schemes Dong Xiang Yueli Zhang Yi Pan Jie Wu School of Software Tsinghua Universit Beijing 184, China School of Software
More informationAdaptive Routing in Hexagonal Torus Interconnection Networks
Adaptive Routing in Hexagonal Torus Interconnection Networks Arash Shamaei and Bella Bose School of Electrical Engineering and Computer Science Oregon State University Corvallis, OR 97331 5501 Email: {shamaei,bose}@eecs.oregonstate.edu
More informationPacket Switch Architecture
Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics 7. Output Scheduling for QoS Guarantees 8.
More informationPacket Switch Architecture
Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics 7. Output Scheduling for QoS Guarantees 8.
More informationRouting Algorithms. Review
Routing Algorithms Today s topics: Deterministic, Oblivious Adaptive, & Adaptive models Problems: efficiency livelock deadlock 1 CS6810 Review Network properties are a combination topology topology dependent
More informationLecture 12: Interconnection Networks. Topics: dimension/arity, routing, deadlock, flow control
Lecture 12: Interconnection Networks Topics: dimension/arity, routing, deadlock, flow control 1 Interconnection Networks Recall: fully connected network, arrays/rings, meshes/tori, trees, butterflies,
More informationCommunication Performance in Network-on-Chips
Communication Performance in Network-on-Chips Axel Jantsch Royal Institute of Technology, Stockholm November 24, 2004 Network on Chip Seminar, Linköping, November 25, 2004 Communication Performance In
More informationAn Examination of Routing Algorithms for Parallel Computing Environments
A case can be made that the Achilles heel of parallel processing networks and clusters is that they all have to deal with the unavoidable problem of communication over the System Area Network. In distributed
More informationEECS 578 Interconnect Mini-project
EECS578 Bertacco Fall 2015 EECS 578 Interconnect Mini-project Assigned 09/17/15 (Thu) Due 10/02/15 (Fri) Introduction In this mini-project, you are asked to answer questions about issues relating to interconnect
More informationHighly Resilient Minimal Path Routing Algorithm for Fault Tolerant Network-on-Chips
Available online at www.sciencedirect.com Procedia Engineering 15 (2011) 3406 3410 Advanced in Control Engineering and Information Science Highly Resilient Minimal Path Routing Algorithm for Fault Tolerant
More informationPerformance Analysis of NoC Architectures
Performance Analysis of NoC Architectures Anitha G #1,Muralidharan D *2,Muthaiah R #3 School of Computing, SASTRA University,Thanjavur,India #1 mailtoanitharaj@gmail.com, *2 murali@core.sastra.edu, #3
More informationJUNCTION BASED ROUTING: A NOVEL TECHNIQUE FOR LARGE NETWORK ON CHIP PLATFORMS
1 JUNCTION BASED ROUTING: A NOVEL TECHNIQUE FOR LARGE NETWORK ON CHIP PLATFORMS Shabnam Badri THESIS WORK 2011 ELECTRONICS JUNCTION BASED ROUTING: A NOVEL TECHNIQUE FOR LARGE NETWORK ON CHIP PLATFORMS
More informationSoC Design. Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik
SoC Design Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik Chapter 5 On-Chip Communication Outline 1. Introduction 2. Shared media 3. Switched media 4. Network on
More informationLecture 15: PCM, Networks. Today: PCM wrap-up, projects discussion, on-chip networks background
Lecture 15: PCM, Networks Today: PCM wrap-up, projects discussion, on-chip networks background 1 Hard Error Tolerance in PCM PCM cells will eventually fail; important to cause gradual capacity degradation
More informationEE 6900: Interconnection Networks for HPC Systems Fall 2016
EE 6900: Interconnection Networks for HPC Systems Fall 2016 Avinash Karanth Kodi School of Electrical Engineering and Computer Science Ohio University Athens, OH 45701 Email: kodi@ohio.edu 1 Acknowledgement:
More informationEECS 570. Lecture 19 Interconnects: Flow Control. Winter 2018 Subhankar Pal
Lecture 19 Interconnects: Flow Control Winter 2018 Subhankar Pal http://www.eecs.umich.edu/courses/eecs570/ Slides developed in part by Profs. Adve, Falsafi, Hill, Lebeck, Martin, Narayanasamy, Nowatzyk,
More informationRouting Algorithms, Process Model for Quality of Services (QoS) and Architectures for Two-Dimensional 4 4 Mesh Topology Network-on-Chip
Routing Algorithms, Process Model for Quality of Services (QoS) and Architectures for Two-Dimensional 4 4 Mesh Topology Network-on-Chip Nauman Jalil, Adnan Qureshi, Furqan Khan, and Sohaib Ayyaz Qazi Abstract
More informationMANY experimental, and commercial multicomputers
402 IEEE TRANSACTIONS ON RELIABILITY, VOL. 54, NO. 3, SEPTEMBER 2005 Optimal, and Reliable Communication in Hypercubes Using Extended Safety Vectors Jie Wu, Feng Gao, Zhongcheng Li, and Yinghua Min, Fellow,
More informationTDT Appendix E Interconnection Networks
TDT 4260 Appendix E Interconnection Networks Review Advantages of a snooping coherency protocol? Disadvantages of a snooping coherency protocol? Advantages of a directory coherency protocol? Disadvantages
More informationRouting Algorithm. How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus)
Routing Algorithm How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus) Many routing algorithms exist 1) Arithmetic 2) Source-based 3) Table lookup
More informationNetworks: Routing, Deadlock, Flow Control, Switch Design, Case Studies. Admin
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220 Admin Homework #5 Due Dec 3 Projects Final (yes it will be cumulative) CPS 220 2 1 Review: Terms Network characterized
More informationNorth Last. To Neighbor Node. Physical Channel. South Last
Dynamic Fault Recovery for Wormhole-Routed Two-Dimensional Meshes Chris M. Cunningham D. R. Avresky ccunningham@houston.omnes.net avresky@bu.edu Dept. of Computer Science Dept. of El. & Comp. Eng. Texas
More informationMobility Control for Complete Coverage in Wireless Sensor Networks
Mobility Control for Complete Coverage in Wireless Sensor Networks Zhen Jiang Computer Sci. Dept. West Chester University West Chester, PA 9383, USA zjiang@wcupa.edu Jie Wu Computer Sci. & Eng. Dept. Florida
More informationNOW Handout Page 1. Outline. Networks: Routing and Design. Routing. Routing Mechanism. Routing Mechanism (cont) Properties of Routing Algorithms
Outline Networks: Routing and Design Routing Switch Design Case Studies CS 5, Spring 99 David E. Culler Computer Science Division U.C. Berkeley 3/3/99 CS5 S99 Routing Recall: routing algorithm determines
More informationA Survey of Routing Techniques in Store-and-Forward and Wormhole Interconnects
SANDIA REPORT SAND2008-0068 Unlimited Release Printed January 2008 A Survey of Routing Techniques in Store-and-Forward and Wormhole Interconnects David M. Holman and David S. Lee Prepared by Sandia National
More informationHigh Performance Interconnect and NoC Router Design
High Performance Interconnect and NoC Router Design Brinda M M.E Student, Dept. of ECE (VLSI Design) K.Ramakrishnan College of Technology Samayapuram, Trichy 621 112 brinda18th@gmail.com Devipoonguzhali
More informationExtended Junction Based Source Routing Technique for Large Mesh Topology Network on Chip Platforms
Extended Junction Based Source Routing Technique for Large Mesh Topology Network on Chip Platforms Usman Mazhar Mirza Master of Science Thesis 2011 ELECTRONICS Postadress: Besöksadress: Telefon: Box 1026
More informationWormhole Routing Techniques for Directly Connected Multicomputer Systems
Wormhole Routing Techniques for Directly Connected Multicomputer Systems PRASANT MOHAPATRA Iowa State University, Department of Electrical and Computer Engineering, 201 Coover Hall, Iowa State University,
More informationECE 669 Parallel Computer Architecture
ECE 669 Parallel Computer Architecture Lecture 21 Routing Outline Routing Switch Design Flow Control Case Studies Routing Routing algorithm determines which of the possible paths are used as routes how
More informationLecture 13: Interconnection Networks. Topics: lots of background, recent innovations for power and performance
Lecture 13: Interconnection Networks Topics: lots of background, recent innovations for power and performance 1 Interconnection Networks Recall: fully connected network, arrays/rings, meshes/tori, trees,
More informationDynamic Router Design For Reliable Communication In Noc
Dynamic Router Design For Reliable Communication In Noc Mr. G.Kumaran 1, Ms. S.Gokila, M.E., 2 VLSI Design, Electronics and Comm. Department, Pavai College of Technology, Pachal, Namakkal District, India
More informationLecture 16: On-Chip Networks. Topics: Cache networks, NoC basics
Lecture 16: On-Chip Networks Topics: Cache networks, NoC basics 1 Traditional Networks Huh et al. ICS 05, Beckmann MICRO 04 Example designs for contiguous L2 cache regions 2 Explorations for Optimality
More informationInterconnection Networks: Topology. Prof. Natalie Enright Jerger
Interconnection Networks: Topology Prof. Natalie Enright Jerger Topology Overview Definition: determines arrangement of channels and nodes in network Analogous to road map Often first step in network design
More informationGlobal Adaptive Routing Algorithm Without Additional Congestion Propagation Network
1 Global Adaptive Routing Algorithm Without Additional Congestion ropagation Network Shaoli Liu, Yunji Chen, Tianshi Chen, Ling Li, Chao Lu Institute of Computing Technology, Chinese Academy of Sciences
More informationPERFORMANCE EVALUATION OF FAULT TOLERANT METHODOLOGIES FOR NETWORK ON CHIP ARCHITECTURE
PERFORMANCE EVALUATION OF FAULT TOLERANT METHODOLOGIES FOR NETWORK ON CHIP ARCHITECTURE By HAIBO ZHU A thesis submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN
More informationMesh Generation. Quadtrees. Geometric Algorithms. Lecture 9: Quadtrees
Lecture 9: Lecture 9: VLSI Design To Lecture 9: Finite Element Method To http://www.antics1.demon.co.uk/finelms.html Lecture 9: To Lecture 9: To component not conforming doesn t respect input not well-shaped
More informationPDA-HyPAR: Path-Diversity-Aware Hybrid Planar Adaptive Routing Algorithm for 3D NoCs
PDA-HyPAR: Path-Diversity-Aware Hybrid Planar Adaptive Routing Algorithm for 3D NoCs Jindun Dai *1,2, Renjie Li 2, Xin Jiang 3, Takahiro Watanabe 2 1 Department of Electrical Engineering, Shanghai Jiao
More information4. Networks. in parallel computers. Advances in Computer Architecture
4. Networks in parallel computers Advances in Computer Architecture System architectures for parallel computers Control organization Single Instruction stream Multiple Data stream (SIMD) All processors
More informationA DAMQ SHARED BUFFER SCHEME FOR NETWORK-ON-CHIP
A DAMQ HARED BUFFER CHEME FOR ETWORK-O-CHIP Jin Liu and José G. Delgado-Frias chool of Electrical Engineering and Computer cience Washington tate University Pullman, WA 99164-2752 {jinliu, jdelgado}@eecs.wsu.edu
More informationLecture 25: Interconnection Networks, Disks. Topics: flow control, router microarchitecture, RAID
Lecture 25: Interconnection Networks, Disks Topics: flow control, router microarchitecture, RAID 1 Virtual Channel Flow Control Each switch has multiple virtual channels per phys. channel Each virtual
More informationEC 513 Computer Architecture
EC 513 Computer Architecture On-chip Networking Prof. Michel A. Kinsy Virtual Channel Router VC 0 Routing Computation Virtual Channel Allocator Switch Allocator Input Ports VC x VC 0 VC x It s a system
More informationCitation for final published version: Publishers page: <
This is an Open Access document downloaded from ORCA, Cardiff University's institutional repository: http://orca.cf.ac.uk/109719/ This is the author s version of a work that was submitted to / accepted
More informationChapter 06 IP Address
Chapter 06 IP Address IP Address Internet address Identifier used at IP layer 32 bit binary address The address space of IPv4 is 2 32 or 4,294,967,296 Consists of netid and hosted IP Address Structure
More informationThe Postal Network: A Versatile Interconnection Topology
The Postal Network: A Versatile Interconnection Topology Jie Wu Yuanyuan Yang Dept. of Computer Sci. and Eng. Dept. of Computer Science Florida Atlantic University University of Vermont Boca Raton, FL
More informationA Novel Semi-Adaptive Routing Algorithm for Delay Reduction in Networks on Chip
Research Journal of Applied Sciences, Engineering and Technology 4(19): 3641-3645, 212 ISSN: 24-7467 Maxwell Scientific Organization, 212 Submitted: February 13, 212 Accepted: March 24, 212 Published:
More informationJoint consideration of performance, reliability and fault tolerance in regular Networks-on-Chip via multiple spatially-independent interface terminals
Joint consideration of performance, reliability and fault tolerance in regular Networks-on-Chip via multiple spatially-independent interface terminals Philipp Gorski, Tim Wegner, Dirk Timmermann University
More informationDemand Based Routing in Network-on-Chip(NoC)
Demand Based Routing in Network-on-Chip(NoC) Kullai Reddy Meka and Jatindra Kumar Deka Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India Abstract
More informationFully Reliable Dynamic Routing Logic for a Fault-Tolerant NoC Architecture
Fully Reliable Dynamic Routing Logic for a Fault-Tolerant NoC Architecture Abdulaziz Alhussien, Freek Verbeek, Bernard van Gastel, Nader Bagherzadeh and Julien Schmaltz Dept. of Electrical Engineering
More informationA Hybrid Interconnection Network for Integrated Communication Services
A Hybrid Interconnection Network for Integrated Communication Services Yi-long Chen Northern Telecom, Inc. Richardson, TX 7583 kchen@nortel.com Jyh-Charn Liu Department of Computer Science, Texas A&M Univ.
More informationCATRA- Congestion Aware Trapezoid-based Routing Algorithm for On-Chip Networks
- Congestion Aware Trapezoid-based Routing Algorithm for On-Chip Networks Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen Department of Information Technology, University
More informationInterconnection topologies (cont.) [ ] In meshes and hypercubes, the average distance increases with the dth root of N.
Interconnection topologies (cont.) [ 10.4.4] In meshes and hypercubes, the average distance increases with the dth root of N. In a tree, the average distance grows only logarithmically. A simple tree structure,
More informationDesign and Implementation of Buffer Loan Algorithm for BiNoC Router
Design and Implementation of Buffer Loan Algorithm for BiNoC Router Deepa S Dev Student, Department of Electronics and Communication, Sree Buddha College of Engineering, University of Kerala, Kerala, India
More informationGUI: GPS-Less Traffic Congestion Avoidance in Urban Area with Inter-Vehicular Communication
GUI: GPS-Less Traffic Congestion Avoidance in Urban Area with Inter-Vehicular Communication Zhen Jiang, Jie Wu, Paul Sabatino CIS Dept., Temple University CS Dept., West Chester Unviersity Information
More informationHiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip
HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip Rickard Holsmark 1, Maurizio Palesi 2, Shashi Kumar 1 and Andres Mejia 3 1 Jönköping University, Sweden 2 University of Catania,
More informationA Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction
2009 12th Euromicro Conference on Digital System Design / Architectures, Methods and Tools A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction A. Ehsani Zonouz, M. Seyrafi,
More informationLecture: Interconnection Networks
Lecture: Interconnection Networks Topics: Router microarchitecture, topologies Final exam next Tuesday: same rules as the first midterm 1 Packets/Flits A message is broken into multiple packets (each packet
More informationA Literature Review of on-chip Network Design using an Agent-based Management Method
A Literature Review of on-chip Network Design using an Agent-based Management Method Mr. Kendaganna Swamy S Dr. Anand Jatti Dr. Uma B V Instrumentation Instrumentation Communication Bangalore, India Bangalore,
More informationOverlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip. Danella Zhao and Ruizhe Wu Presented by Zhonghai Lu, KTH
Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip Danella Zhao and Ruizhe Wu Presented by Zhonghai Lu, KTH Outline Introduction Overview of WiNoC system architecture Overlaid
More informationSynchronized Progress in Interconnection Networks (SPIN) : A new theory for deadlock freedom
ISCA 2018 Session 8B: Interconnection Networks Synchronized Progress in Interconnection Networks (SPIN) : A new theory for deadlock freedom Aniruddh Ramrakhyani Georgia Tech (aniruddh@gatech.edu) Tushar
More information726 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 5, MAY 2012
726 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 5, MAY 2012 A Reliable Routing Architecture and Algorithm for NoCs Andrew DeOrio, Student Member, IEEE, David
More informationA Fully Adaptive Fault-Tolerant Routing Methodology Based on Intermediate Nodes
A Fully Adaptive Fault-Tolerant Routing Methodology Based on Intermediate Nodes N.A. Nordbotten 1, M.E. Gómez 2, J. Flich 2, P.López 2, A. Robles 2, T. Skeie 1, O. Lysne 1, and J. Duato 2 1 Simula Research
More information