Channel Decoding in Wireless Communication Systems using Deep Learning

Size: px
Start display at page:

Download "Channel Decoding in Wireless Communication Systems using Deep Learning"

Transcription

1 Channel Decoding in Wireless Communication Systems using Deep Learning Gaurang Naik 12/11/2017 Deep Learning Course Project Acknowledgements: Navneet Agrawal, TU Berlin

2 Error Control Coding Wireless Communication System Hamming/LDPC/Turbo BPSK/QPSK/QAM Source Sink Channel Encoder Channel Decoder Modulator Demodulator Noise added Wireless channel What is Error Control Coding? Redundancy is added at the transmitter in a controlled fashion Helps receiver in correcting errors introduced by the random channel

3 Performance metric Bit Error Rate Significance Bit Error Rate = Lower the BER, more robust the system # of bits received in error # of total bits transmitted Performance of a wireless system is usually expressed in terms of BER versus Signal to Noise Ratio (SNR) curves Desired Performance Uncoded system Good code Better code

4 Channel Coding State-of-the-art Focus is limited to Linear Block codes C(n,k) We consider only BPSK modulation scheme with Additive White Gaussian Noise (AWGN) Encoding Process Simple matrix multiplication in binary field G m = c Decoding Process Usually much more complicated Sum Product Algorithm One of the best known algorithms to decode error control codes Leverages the parity check matrix - H Source: Wikipedia, (7,4) Hamming codes

5 Sum-Product Algorithm Tanner Graph x1 x2 Sequence of messages exchanged between variable and check nodes Message Log Likelihood Ratio (l) Prob bit = 0 l = log Prob bit = 1 x3 x4 x5 x6 f1 f2 f3 s x7 Variable Nodes Advantage: Can learn on a single codeword

6 Sum-Product Algorithm: Known Issues x1 Trapping Sets x2 x3 f1 x4 f2 x5 x6 f3 s x7 Variable Nodes Why are Trapping sets a problem?

7 SPA: Connection to Neural Networks Input LLRs Output LLRs Unrolled Tanner Graph

8 SPA-NN: SPA with Neural Networks Input 1 Input Check Nodes 2 3

9 SPA-NN: SPA with Neural Networks Input 1 2 3

10 SPA-NN: SPA with Neural Networks Variable Node Input

11 SPA-NN: SPA with Neural Networks Variable Node Input

12 SPA-NN: SPA with Neural Networks Variable Node Input Output

13 SPA-NN: SPA with Neural Networks Variable Node Input Output Output Prob (bit = 0)

14 Operations SPA SPA-NN

15 BER Equivalence of SPA and SPA-NN SNR (db)

16 Neural Network Decoder (NND) Variable Node Input Output Output Prob (bit = 0)

17 Neural Network Decoder (NND) Variable Node Input Output Output Prob (bit = 0)

18 Neural Network Decoder (NND) Variable Node Input Output Output Prob (bit = 0) Ground Truth Loss

19 Dataset Training data was generated by sampling the noisy channel output New samples were generated for each epoch so that NND can train on as many error patterns as possible The training data samples corresponded to SNR = 2,4 db. It was observed that training with samples at this SNR can generalize at low as well as high SNRs. Validation and Test dataset consists of samples at all SNRs

20 Parameters

21 Results (7,4) Hamming code Coding gain ~ 1.5 db

22 Results (32,16) Polar code Coding gain ~ 1.5 db

23 Summary Scalable learning NND needs to be trained only for one codeword Improved performance Can overcome shortcomings of SPA due to Trapping Sets For desired BER, fewer iterations can be used Faster decoding Future Work Analysis on choice of different hyperparameters Extension to longer codes, and other channel models

24 Thank You

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by:

T325 Summary T305 T325 B BLOCK 4 T325. Session 3. Dr. Saatchi, Seyed Mohsen. Prepared by: T305 T325 B BLOCK 4 T325 Summary Prepared by: Session 3 [Type Dr. Saatchi, your address] Seyed Mohsen [Type your phone number] [Type your e-mail address] Dr. Saatchi, Seyed Mohsen T325 Error Control Coding

More information

MATLAB is working with vectors and matrices, using different operators and functions.

MATLAB is working with vectors and matrices, using different operators and functions. INTRODUCTION TO COMMUNICATIONS BASICS OF MATLAB MATLAB is working with vectors and matrices, using different operators and functions. The vectors are indexed starting with 1 not 0. A line-vector is introduced

More information

The Data Link Layer. CS158a Chris Pollett Feb 26, 2007.

The Data Link Layer. CS158a Chris Pollett Feb 26, 2007. The Data Link Layer CS158a Chris Pollett Feb 26, 2007. Outline Finish up Overview of Data Link Layer Error Detecting and Correcting Codes Finish up Overview of Data Link Layer Last day we were explaining

More information

BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel

BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel I J C T A, 9(40), 2016, pp. 397-404 International Science Press ISSN: 0974-5572 BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel Neha Mahankal*, Sandeep Kakde* and Atish Khobragade**

More information

Comparative Performance Analysis of Block and Convolution Codes

Comparative Performance Analysis of Block and Convolution Codes Comparative Performance Analysis of Block and Convolution Codes Manika Pandey M.Tech scholar, ECE DIT University Dehradun Vimal Kant Pandey Assistant Professor/ECE DIT University Dehradun ABSTRACT Error

More information

Convolutional Codes. COS 463: Wireless Networks Lecture 9 Kyle Jamieson. [Parts adapted from H. Balakrishnan]

Convolutional Codes. COS 463: Wireless Networks Lecture 9 Kyle Jamieson. [Parts adapted from H. Balakrishnan] Convolutional Codes COS 463: Wireless Networks Lecture 9 Kyle Jamieson [Parts adapted from H. Balakrishnan] Today 1. Encoding data using convolutional codes Encoder state Changing code rate: Puncturing

More information

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes Xiaojie Zhang and Paul H. Siegel University of California, San Diego 1. Introduction Low-density parity-check (LDPC) codes

More information

On combining chase-2 and sum-product algorithms for LDPC codes

On combining chase-2 and sum-product algorithms for LDPC codes University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2012 On combining chase-2 and sum-product algorithms

More information

Polar Codes for Noncoherent MIMO Signalling

Polar Codes for Noncoherent MIMO Signalling ICC Polar Codes for Noncoherent MIMO Signalling Philip R. Balogun, Ian Marsland, Ramy Gohary, and Halim Yanikomeroglu Department of Systems and Computer Engineering, Carleton University, Canada WCS IS6

More information

ELEC 691X/498X Broadcast Signal Transmission Winter 2018

ELEC 691X/498X Broadcast Signal Transmission Winter 2018 ELEC 691X/498X Broadcast Signal Transmission Winter 2018 Instructor: DR. Reza Soleymani, Office: EV 5.125, Telephone: 848 2424 ext.: 4103. Office Hours: Wednesday, Thursday, 14:00 15:00 Slide 1 In this

More information

Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable

Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable IEEE 802.3bj Task Force Atlanta, November 8-10, 2011 Roy Cideciyan - Outline Error models at RS decoder input

More information

The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].

The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1]. Lekha IP Core: LW RI 1002 3GPP LTE Turbo Decoder IP Core V1.0 The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS 36.212 V 10.5.0 Release 10[1]. Introduction The Lekha IP 3GPP

More information

IEEE 802.3ap Codes Comparison for 10G Backplane System

IEEE 802.3ap Codes Comparison for 10G Backplane System IEEE 802.3ap Codes Comparison for 10G Backplane System March, 2005 Boris Fakterman, Intel boris.fakterman@intel.com Presentation goal The goal of this presentation is to compare Forward Error Correction

More information

Low complexity FEC Systems for Satellite Communication

Low complexity FEC Systems for Satellite Communication Low complexity FEC Systems for Satellite Communication Ashwani Singh Navtel Systems 2 Rue Muette, 27000,Houville La Branche, France Tel: +33 237 25 71 86 E-mail: ashwani.singh@navtelsystems.com Henry Chandran

More information

Non-Binary Turbo Codes Interleavers

Non-Binary Turbo Codes Interleavers Non-Binary Turbo Codes Interleavers Maria KOVACI, Horia BALTA University Polytechnic of Timişoara, Faculty of Electronics and Telecommunications, Postal Address, 30223 Timişoara, ROMANIA, E-Mail: mariakovaci@etcuttro,

More information

Distributed Decoding in Cooperative Communications

Distributed Decoding in Cooperative Communications Distributed Decoding in Cooperative Communications Marjan Karkooti and Joseph R. Cavallaro Rice University, Department of Electrical and Computer Engineering, Houston, TX, 77005 {marjan,cavallar} @rice.edu

More information

Layered Decoding With A Early Stopping Criterion For LDPC Codes

Layered Decoding With A Early Stopping Criterion For LDPC Codes 2012 2 nd International Conference on Information Communication and Management (ICICM 2012) IPCSIT vol. 55 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V55.14 ayered Decoding With A Early

More information

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning Lowering the Error Floors of Irregular High- LDPC Codes by Graph Conditioning Wen-Yen Weng, Aditya Ramamoorthy and Richard D. Wesel Electrical Engineering Department, UCLA, Los Angeles, CA, 90095-594.

More information

TURBO codes, [1], [2], have attracted much interest due

TURBO codes, [1], [2], have attracted much interest due 800 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 47, NO. 2, FEBRUARY 2001 Zigzag Codes and Concatenated Zigzag Codes Li Ping, Member, IEEE, Xiaoling Huang, and Nam Phamdo, Senior Member, IEEE Abstract

More information

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications Nikoleta Andreadou, Fotini-Niovi Pavlidou Dept. of Electrical & Computer Engineering Aristotle University

More information

Capacity-approaching Codes for Solid State Storages

Capacity-approaching Codes for Solid State Storages Capacity-approaching Codes for Solid State Storages Jeongseok Ha, Department of Electrical Engineering Korea Advanced Institute of Science and Technology (KAIST) Contents Capacity-Approach Codes Turbo

More information

ACM for OTN Advantages and Enabling Technologies ECOC, Chandra Raj ViaSat Inc

ACM for OTN Advantages and Enabling Technologies ECOC, Chandra Raj ViaSat Inc ACM for OTN Advantages and Enabling Technologies ECOC, 2013 Chandra Raj ViaSat Inc Agenda Introduction to ACM ACM Advantages Enabling Technologies Copyright 2013 ViaSat, Inc. 2 Introduction Modes of Setting

More information

Hardware Implementation

Hardware Implementation Low Density Parity Check decoder Hardware Implementation Ruchi Rani (2008EEE2225) Under guidance of Prof. Jayadeva Dr.Shankar Prakriya 1 Indian Institute of Technology LDPC code Linear block code which

More information

An FPGA Based Adaptive Viterbi Decoder

An FPGA Based Adaptive Viterbi Decoder An FPGA Based Adaptive Viterbi Decoder Sriram Swaminathan Russell Tessier Department of ECE University of Massachusetts Amherst Overview Introduction Objectives Background Adaptive Viterbi Algorithm Architecture

More information

Perceptron: This is convolution!

Perceptron: This is convolution! Perceptron: This is convolution! v v v Shared weights v Filter = local perceptron. Also called kernel. By pooling responses at different locations, we gain robustness to the exact spatial location of image

More information

Modulation and Coding. Laboratory. Channel Coding Hamming code

Modulation and Coding. Laboratory. Channel Coding Hamming code Modulation and Coding Laboratory Channel Coding Hamming code Hamming code is a set of error-correction code s that can be used to detect and correct bit errors that can occur when computer data is moved

More information

Performance analysis of LDPC Decoder using OpenMP

Performance analysis of LDPC Decoder using OpenMP Performance analysis of LDPC Decoder using OpenMP S. V. Viraktamath Faculty, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India. Jyothi S. Hosmath Student, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India.

More information

Search for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications

Search for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications POLITECNICO DI TORINO III Facoltà di Ingegneria Ingegneria delle Telecomunicazioni Search for Improvements in Low Density Parity Check Codes for WiMAX (802.6e) Applications Author: Carlos Dirube García

More information

ITERATIVE decoders have gained widespread attention

ITERATIVE decoders have gained widespread attention IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 53, NO. 11, NOVEMBER 2007 4013 Pseudocodewords of Tanner Graphs Christine A. Kelley, Member, IEEE, and Deepak Sridhara, Member, IEEE Abstract This paper presents

More information

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method Journal of Wireless Networking and Communications 2012, 2(4): 29-34 DOI: 10.5923/j.jwnc.20120204.01 Reduced Complexity of Decoding Algorithm for Irregular Rachid El Alami *, Mostafa Mrabti, Cheikh Bamba

More information

Evaluating the Impact of Signal to Noise Ratio on IEEE PHY-Level Packet Loss Rate

Evaluating the Impact of Signal to Noise Ratio on IEEE PHY-Level Packet Loss Rate 21 13th International Conference on Network-Based Information Systems Evaluating the Impact of Signal to Noise Ratio on IEEE 82.15.4 PHY-Level Packet Loss Rate MGoyal, S Prakash,WXie,YBashir, H Hosseini

More information

Research Article Cooperative Signaling with Soft Information Combining

Research Article Cooperative Signaling with Soft Information Combining Electrical and Computer Engineering Volume 2010, Article ID 530190, 5 pages doi:10.1155/2010/530190 Research Article Cooperative Signaling with Soft Information Combining Rui Lin, Philippa A. Martin, and

More information

Arithmetic Coding for Joint Source-Channel Coding

Arithmetic Coding for Joint Source-Channel Coding Arithmetic Coding for Joint Source-Channel Coding A dissertation submitted to the University of Malta in partial fulfilment of the award of Master of Science in the Faculty of Engineering 2008 Trevor Spiteri

More information

Viterbi Algorithm for error detection and correction

Viterbi Algorithm for error detection and correction IOSR Journal of Electronicsl and Communication Engineering (IOSR-JECE) ISSN: 2278-2834-, ISBN: 2278-8735, PP: 60-65 www.iosrjournals.org Viterbi Algorithm for error detection and correction Varsha P. Patil

More information

CMSC 2833 Lecture 18. Parity Add a bit to make the number of ones (1s) transmitted odd.

CMSC 2833 Lecture 18. Parity Add a bit to make the number of ones (1s) transmitted odd. Parity Even parity: Odd parity: Add a bit to make the number of ones (1s) transmitted even. Add a bit to make the number of ones (1s) transmitted odd. Example and ASCII A is coded 100 0001 Parity ASCII

More information

Due dates are as mentioned above. Checkoff interviews for PS2 and PS3 will be held together and will happen between October 4 and 8.

Due dates are as mentioned above. Checkoff interviews for PS2 and PS3 will be held together and will happen between October 4 and 8. Problem Set 3 Your answers will be graded by actual human beings (at least that ' s what we believe!), so don' t limit your answers to machine-gradable responses. Some of the questions specifically ask

More information

CSEP 561 Error detection & correction. David Wetherall

CSEP 561 Error detection & correction. David Wetherall CSEP 561 Error detection & correction David Wetherall djw@cs.washington.edu Codes for Error Detection/Correction ti ti Error detection and correction How do we detect and correct messages that are garbled

More information

Piecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA

Piecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA Journal of Information Hiding and Multimedia Signal Processing c 2018 ISSN 2073-4212 Ubiquitous International Volume 9, Number 3, May 2018 Piecewise Linear Approximation Based on Taylor Series of LDPC

More information

ENEE x Digital Logic Design. Lecture 3

ENEE x Digital Logic Design. Lecture 3 ENEE244-x Digital Logic Design Lecture 3 Announcements Homework due today. Homework 2 will be posted by tonight, due Monday, 9/2. First recitation quiz will be tomorrow on the material from Lectures and

More information

Implementation of Novel BP Algorithm for LDPC Decoding on a General Purpose Mobile ARM11 CPU

Implementation of Novel BP Algorithm for LDPC Decoding on a General Purpose Mobile ARM11 CPU Implementation of Novel BP Algorithm for LDPC Decoding on a General Purpose Mobile ARM11 CPU R.Ramyashree Student, Electronics and Communication Department, Stanley College of Engineering for Women, Hyderabad,

More information

Neural Offset Min-Sum Decoding

Neural Offset Min-Sum Decoding Neural Offset Min-Sum Decoding Loren Lugosch and Warren J. Gross Department of Electrical and Computer Engineering McGill University Email: loren.lugosch@mail.mcgill.ca, warren.gross@mcgill.ca arxiv:1701.05931v3

More information

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 1 Department of ECE, SDM College of Engineering and Technology, Dharwad, India 2 Department of ECE, Dayanand

More information

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA

IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA IMPLEMENTATION OF A BIT ERROR RATE TESTER OF A WIRELESS COMMUNICATION SYSTEM ON AN FPGA Lakshmy Sukumaran 1, Dharani K G 2 1 Student, Electronics and communication, MVJ College of Engineering, Bangalore-560067

More information

International Journal of Research Available at

International Journal of Research Available at Design, Implementation and Evaluation of a Telemetry Channel Coding Sublayer Mina Ghaffari 1 ; Elham Hosseini 2 & Ali Sadr 3 1 Research Scholar, Iran University of Science and Technology 2 Research Scholar,

More information

Multi-Megabit Channel Decoder

Multi-Megabit Channel Decoder MPSoC 13 July 15-19, 2013 Otsu, Japan Multi-Gigabit Channel Decoders Ten Years After Norbert Wehn wehn@eit.uni-kl.de Multi-Megabit Channel Decoder MPSoC 03 N. Wehn UMTS standard: 2 Mbit/s throughput requirements

More information

Machine Intelligence in Decoding of Forward Error Correction Codes.

Machine Intelligence in Decoding of Forward Error Correction Codes. DEGREE PROJECT IN INFORMATION AND COMMUNICATION TECHNOLOGY, SECOND CYCLE, 30 CREDITS STOCKHOLM, SWEDEN 2017 Machine Intelligence in Decoding of Forward Error Correction Codes. NAVNEET AGRAWAL KTH ROYAL

More information

VHDL Implementation of different Turbo Encoder using Log-MAP Decoder

VHDL Implementation of different Turbo Encoder using Log-MAP Decoder 49 VHDL Implementation of different Turbo Encoder using Log-MAP Decoder Akash Kumar Gupta and Sanjeet Kumar Abstract Turbo code is a great achievement in the field of communication system. It can be created

More information

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes 1 Prakash K M, 2 Dr. G S Sunitha 1 Assistant Professor, Dept. of E&C, Bapuji Institute of Engineering and Technology,

More information

CRC Error Correction for Energy-Constrained Transmission

CRC Error Correction for Energy-Constrained Transmission CRC Error Correction for Energy-Constrained Transmission Evgeny Tsimbalo, Xenofon Fafoutis, Robert J Piechocki Communication Systems & Networks, University of Bristol, UK Email: {e.tsimbalo, xenofon.fafoutis,

More information

Design of a Low Density Parity Check Iterative Decoder

Design of a Low Density Parity Check Iterative Decoder 1 Design of a Low Density Parity Check Iterative Decoder Jean Nguyen, Computer Engineer, University of Wisconsin Madison Dr. Borivoje Nikolic, Faculty Advisor, Electrical Engineer, University of California,

More information

International Journal of Science Engineering and Advance Technology, IJSEAT, Vol 2, Issue 11, November ISSN

International Journal of Science Engineering and Advance Technology, IJSEAT, Vol 2, Issue 11, November ISSN Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder Thalakayala Eleesha #1 V.G.Pavan Kumar #2 #1 Student, M.Tech (VLSI), #2 Assistant Professor, Sri Vasavi

More information

Adaptive Linear Programming Decoding of Polar Codes

Adaptive Linear Programming Decoding of Polar Codes Adaptive Linear Programming Decoding of Polar Codes Veeresh Taranalli and Paul H. Siegel University of California, San Diego, La Jolla, CA 92093, USA Email: {vtaranalli, psiegel}@ucsd.edu Abstract Polar

More information

LDPC Codes a brief Tutorial

LDPC Codes a brief Tutorial LDPC Codes a brief Tutorial Bernhard M.J. Leiner, Stud.ID.: 53418L bleiner@gmail.com April 8, 2005 1 Introduction Low-density parity-check (LDPC) codes are a class of linear block LDPC codes. The name

More information

PROPOSED DETERMINISTIC INTERLEAVERS FOR CCSDS TURBO CODE STANDARD

PROPOSED DETERMINISTIC INTERLEAVERS FOR CCSDS TURBO CODE STANDARD PROPOSED DETERMINISTIC INTERLEAVERS FOR CCSDS TURBO CODE STANDARD 1 ALAA ELDIN.HASSAN, 2 MONA SHOKAIR, 2 ATEF ABOU ELAZM, 3 D.TRUHACHEV, 3 C.SCHLEGEL 1 Research Assistant: Dept. of Space Science, National

More information

IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 53, NO. 2, FEBRUARY /$ IEEE

IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 53, NO. 2, FEBRUARY /$ IEEE IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 53, NO. 2, FEBRUARY 2007 599 Results on Punctured Low-Density Parity-Check Codes and Improved Iterative Decoding Techniques Hossein Pishro-Nik, Member, IEEE,

More information

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can 208 IEEE TRANSACTIONS ON MAGNETICS, VOL 42, NO 2, FEBRUARY 2006 Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor J Lu and J M F Moura Department of Electrical and Computer

More information

Alternatives to Direct Supervision

Alternatives to Direct Supervision CreativeAI: Deep Learning for Graphics Alternatives to Direct Supervision Niloy Mitra Iasonas Kokkinos Paul Guerrero Nils Thuerey Tobias Ritschel UCL UCL UCL TUM UCL Timetable Theory and Basics State of

More information

Error-Correcting Codes

Error-Correcting Codes Error-Correcting Codes Michael Mo 10770518 6 February 2016 Abstract An introduction to error-correcting codes will be given by discussing a class of error-correcting codes, called linear block codes. The

More information

Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles

Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles Kevin Jacobson Abstract Originally invented by R. G. Gallager in 962, lowdensity parity-check (LDPC) codes have reemerged

More information

Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications

Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications A thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology

More information

Convergence Analysis of Iterative Threshold Decoding Process

Convergence Analysis of Iterative Threshold Decoding Process Journal of Computer and Communications, 2016, 4, 98-107 http://www.scirp.org/journal/jcc ISSN Online: 2327-5227 ISSN Print: 2327-5219 Convergence Analysis of Iterative Threshold Decoding Process Mohammed

More information

Error Resilience: A Distinct Approach for Comparative Analysis of Error Correcting Codes

Error Resilience: A Distinct Approach for Comparative Analysis of Error Correcting Codes I J C T A, 9(32), 2016, pp. 73-78 International Science Press ISSN: 0974-5572 Error Resilience: A Distinct Approach for Comparative Analysis of Error Correcting Codes P. Ratna Kamala* and R.V.S. Satyanarayana**

More information

Investigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation

Investigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation Investigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation Zhengya Zhang, Lara Dolecek, Borivoje Nikolic, Venkat Anantharam, and Martin Wainwright Department of Electrical

More information

Submission Title: Preliminary Performance of FEC Schemes in TG3d Channels

Submission Title: Preliminary Performance of FEC Schemes in TG3d Channels doc.: IEEE 802. 15-16-0746-05-003d 15-16-0746-01-003d Performance_of_FEC_in_TG3d_Channels Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Preliminary Performance

More information

Graph-based Framework for Flexible Baseband Function Splitting and Placement in C-RAN

Graph-based Framework for Flexible Baseband Function Splitting and Placement in C-RAN Graph-based Framework for Flexible Baseband Function Splitting and Placement in C-RAN Group Meeting Presentation (Paper Review) J. Liu, Graph-based framework for flexible baseband function splitting and

More information

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH Haotian Zhang and José M. F. Moura Department of Electrical and Computer Engineering Carnegie Mellon University, Pittsburgh, PA 523 {haotian,

More information

Error Control Coding for MLC Flash Memories

Error Control Coding for MLC Flash Memories Error Control Coding for MLC Flash Memories Ying Y. Tai, Ph.D. Cadence Design Systems, Inc. ytai@cadence.com August 19, 2010 Santa Clara, CA 1 Outline The Challenges on Error Control Coding (ECC) for MLC

More information

The BICM Capacity of Coherent Continuous-Phase Frequency Shift Keying

The BICM Capacity of Coherent Continuous-Phase Frequency Shift Keying The BICM Capacity of Coherent Continuous-Phase Frequency Shift Keying Rohit Iyer Seshadri 1 Shi Cheng 1 Matthew C. Valenti 1 1 Lane Department of Computer Science and Electrical Engineering West Virginia

More information

On the construction of Tanner graphs

On the construction of Tanner graphs On the construction of Tanner graphs Jesús Martínez Mateo Universidad Politécnica de Madrid Outline Introduction Low-density parity-check (LDPC) codes LDPC decoding Belief propagation based algorithms

More information

Communication Systems, 5e Chapter 13: Channel Coding

Communication Systems, 5e Chapter 13: Channel Coding Communication Systems, 5e Chapter 13: Channel Coding A. Bruce Carlson Paul B. Crilly Pop Quiz 1) The sampling rate for CD audio is. a) 22.0 khz b) 44.1 khz 2) CD audio format does not allow for any form

More information

Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications

Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications Shu Lin Department of Electrical and Computer Engineering University of California, Davis Davis, CA 95616, U.S.A.

More information

Kevin Buckley

Kevin Buckley Kevin Buckley - 69 ECE877 Information Theory & Coding for Digital Communications Villanova University ECE Department Prof. Kevin M. Buckley Lecture Set 3 Convolutional Codes x c (a) (b) (,) (,) (,) (,)

More information

Introduction. Communication Systems Simulation - I. Monte Carlo method. Simulation methods

Introduction. Communication Systems Simulation - I. Monte Carlo method. Simulation methods Introduction Communication Systems Simulation - I Harri Saarnisaari Part of Simulations and Tools for Telecommunication Course First we study what simulation methods are available Use of the Monte Carlo

More information

LDPC Simulation With CUDA GPU

LDPC Simulation With CUDA GPU LDPC Simulation With CUDA GPU EE179 Final Project Kangping Hu June 3 rd 2014 1 1. Introduction This project is about simulating the performance of binary Low-Density-Parity-Check-Matrix (LDPC) Code with

More information

An MSE Based Transfer Chart to Analyze Iterative Decoding Schemes

An MSE Based Transfer Chart to Analyze Iterative Decoding Schemes An MSE Based Transfer Chart to Analyze Iterative Decoding Schemes Kapil Bhattad, Student Member, IEEE and Krishna R. Narayanan, Member, IEEE Department of Electrical Engineering, Texas A&M University,

More information

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713 International Journal of Engineering Research and Development e-issn : 2278-067X, p-issn : 2278-800X,.ijerd.com Volume 2, Issue 5 (July 2012), PP. 37-41 Implementation of a Turbo Encoder and Turbo Decoder

More information

Lecture / The Data Link Layer: Framing and Error Detection

Lecture / The Data Link Layer: Framing and Error Detection Lecture 2 6.263/16.37 The Data Link Layer: Framing and Error Detection MIT, LIDS Slide 1 Data Link Layer (DLC) Responsible for reliable transmission of packets over a link Framing: Determine the start

More information

Link Layer: Error detection and correction

Link Layer: Error detection and correction Link Layer: Error detection and correction Topic Some bits will be received in error due to noise. What can we do? Detect errors with codes Correct errors with codes Retransmit lost frames Later Reliability

More information

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) doc.: IEEE 802. 15-16-0746-07-003d 15-16-0746-01-003d Performance_of_FEC_in_TG3d_Channels Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Title: Preliminary Performance

More information

Modern Communications Chapter 5. Low-Density Parity-Check Codes

Modern Communications Chapter 5. Low-Density Parity-Check Codes 1/14 Modern Communications Chapter 5. Low-Density Parity-Check Codes Husheng Li Min Kao Department of Electrical Engineering and Computer Science University of Tennessee, Knoxville Spring, 2017 2/14 History

More information

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 Arulmozhi M. 1, Nandini G. Iyer 2, Anitha M. 3 Assistant Professor, Department of EEE, Rajalakshmi Engineering College, Chennai, India

More information

Using SystemView by ELANIX to Generate Bit Error Rate (BER) Curves Maurice L. Schiff, Ph.D., Chief Scientist, ELANIX, Inc.

Using SystemView by ELANIX to Generate Bit Error Rate (BER) Curves Maurice L. Schiff, Ph.D., Chief Scientist, ELANIX, Inc. Application Note AN107A May 12, 1997 SystemView B Y E L A N I X Using SystemView by ELANIX to Generate Bit Error Rate (BER) Curves Maurice L. Schiff, Ph.D., Chief Scientist, ELANIX, Inc. The most important

More information

Image coding using Cellular Automata based LDPC codes

Image coding using Cellular Automata based LDPC codes 146 Image coding using Cellular Automata based LDPC codes Anbuselvi M1 and Saravanan P2 SSN college of engineering, Tamilnadu, India Summary Image transmission in wireless channel includes the Low Density

More information

Project 1. Implementation. Massachusetts Institute of Technology : Error Correcting Codes Laboratory March 4, 2004 Professor Daniel A.

Project 1. Implementation. Massachusetts Institute of Technology : Error Correcting Codes Laboratory March 4, 2004 Professor Daniel A. Massachusetts Institute of Technology Handout 18.413: Error Correcting Codes Laboratory March 4, 2004 Professor Daniel A. Spielman Project 1 In this project, you are going to implement the simplest low

More information

Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes

Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes Yongmei Dai and Zhiyuan Yan Department of Electrical and Computer Engineering Lehigh University, PA 18015, USA E-mails: {yod304, yan}@lehigh.edu

More information

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis

Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis Application Note: All Virtex and Spartan FPGA Families XAPP551 (v2.) July 3, 21 Viterbi Decoder Block Decoding - Trellis Termination and Tail Biting Author: Michael Francis Summary Many digital communication

More information

Design Single and Multiple Errors Correction Block Codes

Design Single and Multiple Errors Correction Block Codes Design Single and Multiple Errors Correction Block Codes Zahraa Raad Mayoof Hajiyat Faculty of Engineering Technology & Built Environment, Department of Electrical and Electronic Engineering, B.Eng (Hons)

More information

CS321: Computer Networks Error Detection and Correction

CS321: Computer Networks Error Detection and Correction CS321: Computer Networks Error Detection and Correction Dr. Manas Khatua Assistant Professor Dept. of CSE IIT Jodhpur E-mail: manaskhatua@iitj.ac.in Error Detection and Correction Objective: System must

More information

On the Implementation of Long LDPC Codes for Optical Communications

On the Implementation of Long LDPC Codes for Optical Communications On the Implementation of Long LDPC Codes for Optical Communications Andrew J Wong Department of Electrical and Computer Engineering McGill University Montréal, Québec October 2009 A thesis submitted to

More information

Deep Learning-Aided Trainable Projected Gradient Decoding for LDPC Codes

Deep Learning-Aided Trainable Projected Gradient Decoding for LDPC Codes Deep Learning-Aided Trainable Projected Gradient Decoding for LDPC Codes Tadashi Wadayama and Satoshi Takabe Nagoya Institute of Technology, Gokiso, Nagoya, Aichi, 466-8555, Japan, {wadayama, s takabe}@nitech.ac.jp

More information

ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7

ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7 ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7 8.7 A Programmable Turbo Decoder for Multiple 3G Wireless Standards Myoung-Cheol Shin, In-Cheol Park KAIST, Daejeon, Republic of Korea

More information

Implementation of Multidirectional Parity Check Code Using Hamming Code for Error Detection and Correction

Implementation of Multidirectional Parity Check Code Using Hamming Code for Error Detection and Correction Implementation of Multidirectional Parity Check Code Using Hamming Code for Error Detection and Correction Vishal Badole 1, Amit Udawat 2 Department of Electronics and Communication Engg. 1, Acropolis

More information

HIGH THROUGHPUT LOW POWER DECODER ARCHITECTURES FOR LOW DENSITY PARITY CHECK CODES

HIGH THROUGHPUT LOW POWER DECODER ARCHITECTURES FOR LOW DENSITY PARITY CHECK CODES HIGH THROUGHPUT LOW POWER DECODER ARCHITECTURES FOR LOW DENSITY PARITY CHECK CODES A Dissertation by ANAND MANIVANNAN SELVARATHINAM Submitted to the Office of Graduate Studies of Texas A&M University in

More information

On the Design of Iterative Codes for Magnetic Recording Channel. Greg Burd, Panu Chaichanavong, Nitin Nangare, Nedeljko Varnica 12/07/2006

On the Design of Iterative Codes for Magnetic Recording Channel. Greg Burd, Panu Chaichanavong, Nitin Nangare, Nedeljko Varnica 12/07/2006 On the Design of Iterative Codes for Magnetic Recording Channel Greg Burd, Panu Chaichanavong, Nitin Nangare, Nedeljko Varnica 12/07/2006 Outline Two classes of Iterative architectures RS-plus Iterative

More information

LOW-POWER FLOATING-POINT ENCODING FOR SIGNAL PROCESSING APPLICATIONS. Giuseppe Visalli and Francesco Pappalardo

LOW-POWER FLOATING-POINT ENCODING FOR SIGNAL PROCESSING APPLICATIONS. Giuseppe Visalli and Francesco Pappalardo LOW-POWER FLOATING-POINT ENCODING FOR SIGNAL PROCESSING APPLICATIONS. Giuseppe Visalli and Francesco Pappalardo Advanced System Technology ST Microelectronics Stradale Primosole 50, 95121 Catania, Italy

More information

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes Mukundan Madhavan School Of ECE SRM Institute Of Science And Technology Kancheepuram 603203 mukundanm@gmail.com Andrew

More information

The Automation of the Feature Selection Process. Ronen Meiri & Jacob Zahavi

The Automation of the Feature Selection Process. Ronen Meiri & Jacob Zahavi The Automation of the Feature Selection Process Ronen Meiri & Jacob Zahavi Automated Data Science http://www.kdnuggets.com/2016/03/automated-data-science.html Outline The feature selection problem Objective

More information

LP Decoding. LP Decoding: - LP relaxation for the Maximum-Likelihood (ML) decoding problem. J. Feldman, D. Karger, M. Wainwright, LP Decoding p.

LP Decoding. LP Decoding: - LP relaxation for the Maximum-Likelihood (ML) decoding problem. J. Feldman, D. Karger, M. Wainwright, LP Decoding p. LP Decoding Allerton, 2003 Jon Feldman jonfeld@ieor.columbia.edu Columbia University David Karger karger@theory.lcs.mit.edu MIT Martin Wainwright wainwrig@eecs.berkeley.edu UC Berkeley J. Feldman, D. Karger,

More information

Semidefinite Relaxation-Based Soft MIMO. Demodulation via Efficient Dual Scaling

Semidefinite Relaxation-Based Soft MIMO. Demodulation via Efficient Dual Scaling Semidefinite Relaxation-Based Soft MIMO Demodulation via Efficient Dual Scaling SEMIDEFINITE RELAXATION-BASED SOFT MIMO DEMODULATION VIA EFFICIENT DUAL SCALING BY MAHSA SALMANI, B.Sc. a thesis submitted

More information

The design and implementation of TPC encoder and decoder

The design and implementation of TPC encoder and decoder Journal of Physics: Conference Series PAPER OPEN ACCESS The design and implementation of TPC encoder and decoder To cite this article: L J Xiang et al 016 J. Phys.: Conf. Ser. 679 0103 Related content

More information