ALL STAR Payload Interface Control Document Outline ALL STAR-SYS.402.3

Size: px
Start display at page:

Download "ALL STAR Payload Interface Control Document Outline ALL STAR-SYS.402.3"

Transcription

1 1 ALL STAR Payload Interface Control Document Outline ALL STAR-SYS Revision Date Authored By Description 0 7/9/10 Jessica Brown Initial Release 1 1/4/11 Jessica Brown Riley Pack Additional Details Added Tyler Murphy 2 6/17/11 Tyler Murphy Riley Pack Additional Details Added 3 5/15/12 Tyler Murphy Forming fixes, Revision on Appendix I to include receive antenna cutouts Approvals Originator: Tyler Murphy Date Systems Engineer: Colin Towery Date Project Manager: Jesse Ellison Date Mentor: Chris Koehler Date

2 2 Table of Contents 0. Author s Contact Information Introduction Purpose and Scope Acronyms Project Description Performance Command and Data Handling Flight Software Communications Electrical Power System Attitude Determination and Control Position Knowledge Structure Propulsion Interfaces Physical interfaces Structural Interface Launch Environmental Testing Electrical Connections Electrical Interfaces Physical Layer Data Link Layer Network Layer Command Dictionary Bus Interface to Payload Payload Interface to Bus Restrictions Appendix I: Payload Envelope Drawings Using Provided Structure Appendix II: Payload Envelope Drawings with Custom Payload Structure Appendix III: Data Sheets... 33

3 3 0.0 Author s Contact Information Jesse Ellison ALL-STAR Project Manager jesse.kane.ellison@gmail.com Colin Towery ALL-STAR Systems Engineer colin.towery@colorado.edu 1.0 Introduction 1.1 Purpose and Scope The ALL-STAR program is designed to accelerate the rate at which small research and technology based payloads are able to be launched by providing the satellite bus. Customers can purchase the ALL-STAR bus which includes the satellite structure, power, communications, attitude determination and control, command and data handling, and position knowledge. This Interface Control Document (ICD) outlines the planned interfaces between the ALL-STAR bus and any potential ALL-STAR payload as well as the planned capabilities of the ALL-STAR bus. The Payload must also meet all of the requirements pertaining to their design that are stated in the Cal Poly CubeSat Design Specifications document and may not be explicitly called out within this ICD. This is the fourth release of the payload to bus ICD, and is subject to change between the release date and the first ALL-STAR delivery. Figure 1: ALL-STAR layout and exploded view

4 4 Acronym ICD ALL-STAR SYS COM CDH EPS GPS STR PROP FSW ACS GUI SPI 1.2 Acronyms Definition Interface Control Document Agile Low-cost Laboratory for Space Technology Acceleration and Research Systems Communications Command and Data Handling Electrical Power System Global Positioning System Structures Propulsion Flight Software Attitude Determination and Control System Graphical User Interface Serial Peripheral Interface 1.3 Project Description ALL-STAR is a 3U CubeSat bus currently being designed and developed by students at the Colorado Space Grant Consortium (COSGC) as a partnership with Lockheed Martin Space Systems Corporation. The ALL-STAR program is designed to accelerate the rate at which small research and technology-based payloads are able to be launched by utilizing a standard 3U CubeSat bus. Customers can purchase the ALL-STAR bus which includes the satellite structure, power, communications, attitude determination and control, command and data handling, and position knowledge. ALL-STAR is a low-cost 3U CubeSat bus capable of supporting the 1-year on-orbit operation of a variety of space-based research payloads that can be configured and ready for flight in 6 months through a simplified payload hardware and software interface. The goal is to make ALL-STAR as flexible as possible by making the subsystems and the payload interface modular and by including enough capabilities that it can be used for a wide variety of small payloads. The structure will conform to the 3U CubeSat Specifications set out by CalPoly while leaving half the internal usable volume for the payload. After launch, the structure deploys additional solar panels and a drawer containing all of the electronics to increase the available surface area, this can be seen in Figure 2. This allows the power system to provide the entire satellite with 10 W of power during nominal power draw and 30 W of power during a peak power draw. The payload will receive around 5 W of power nominally and can use the peak power draw when the satellite does not have a communications pass. The downlink rate of the COM system will be at least 250 kbps with a goal of 1 Mbps. Before being sent to the ground, data is stored in the command and data handling system. The CDH system also handles all subsystem interactions and has the capability of reading analog and digital sensors from the payload. The software is being written in a modular way that can be easily changed from mission to mission through a GUI. An onboard GPS receiver sends the satellite s position, accurate to within 100 meters, and current time to the bus and payload. In addition, ALL-STAR

5 5 has an active pointing system, which will be able to point the satellite to within 1 of its desired location with a knowledge accuracy of 0.2. Figure 2: ALL-STAR in flight configuration 2.0 Performance 2.1 Command and Data Handling The Command and Data Handling system will communicate with and manage all subsystems as well as monitor and send commands to and from the payload. The CDH system will also store data for the payload. The CDH system will provide identical subsystem interfaces for nearly wire-free integration as well as a similar connector for the payload. The ALL-STAR user will be provided with the part number for the payload half of the connector. Item Maximum Bus Speeds Configuration Memory Data Memory Capabilities provided to payload 20 Mbps 62.5 kb MB 2.2 Flight Software The payload s configuration will be completed through a GUI, simplifying the integration of the payload s software. This GUI will allow for drag and drop configuration interactions. The user will be able to identify commands that need to be passed to the bus as wells as what data needs to be sent to memory or to the ground. They will be able specify analog sensors or digital messages. The necessary code needed in the bus configuration is automatically generated. The figure below shows a screen shot of the initial revision of the GUI. This item is currently in progress and is not currently ready for distribution to ALL-STAR users.

6 6 Figure 3: Screen shot of the GUI in its current form 2.3 Communications The communications system is responsible for transmitting data from the CDH system to the ground. Using a software-defined radio and a cavity-backed spiral antenna, the communications system will be capable of transmitting in the S-band ISM segment and receiving in the UHF amateur segment near 430 MHz. The band will be defined by the ALL-STAR user depending on the payload s purpose or use. COM will also forward all commands from the ground to CDH. The Colorado Space Grant Consortium uses a grounds station with a 3 meter dish to close the link. ALL-STAR users are encouraged to use their own ground station with similar or better capabilities. Item Information downlink rate Information uplink rate Capabilities provided to payload 250 kbps 9.6 kbps 2.4 Electrical Power System Through the connector provided by the CDH, the payload will be provided with 3 different voltage lines, 3.3, unregulated battery, and 12 volts. The EPS team will be capable of supplying the payload with at least 4 watts of power continuously, even after 1 year of operation. EPS will also support a peak power draw of 30 W for 10 minutes once every orbit. The high speed COM system requires this peak power draw to complete their link, however, during orbits that do not require a pass, the payload may use this excess power. Item Total capabilities Capabilities provided to payload

7 7 Nominal power draw 10 W 4-5 W 10 minute peak power 30 W 25 W draw 2.5 Attitude Determination and Control The ACS system will use 3 reaction wheels for attitude control, a micro star tracker for attitude knowledge, and magnetorquers and magnetometers for momentum dumping. ALL- STAR shall be capable of complete 3-axis control and capable of compensating for external attitude disturbances. ACS shall also be able to determine its attitude utilizing a lost in space algorithm. Item Capabilities provided to payload Attitude pointing accuracy 1 Attitude knowledge accuracy 0.2 Slew rate 180 in 95 seconds Max amplitude of jitter Position Knowledge Using a NovaTel GPS receiver, ALL-STAR may be capable of determining its position to within 100 m. The GPS receiver will also relay accurate satellite time to the CDH system which can then be distributed amongst the subsystems and payload. 2.7 Structure The Structures team will provide the ALL-STAR user with a payload structure which already includes the interface to the bus. The premade structure ensures that integration with the bus will run smoothly. The payload section is allotted 2 kg. This includes the structure, which weighs g. The internal volume of the premade structure is equivalent to 1.07 U or cm 3. There are certain situations in which the ALL-STAR user may want to create their own custom structure. There will be strict requirements for a custom structure since it must be capable of deploying from the external shell. The interface to the bus will be the same in either case. The CG of the payload must also be within 2cm of the geometric center of the payload section. Item Capabilities provided to payload Length 6.50 in [16.50 cm] Volume in 3 [1277 cm 3 ] Mass 2000 g +0,-150 (Including the payload structure)

8 8 2.8 Propulsion The propulsion module is an optional add-on to the ALL-STAR bus. This optional module cuts into payload volume and weight. The Propulsion module weighs 462 g and has a length of 2.24 in [5.7 cm]. Using butane propellant, the ALL-STAR PROP module will be capable of changing the satellite s velocity by 10 m/s. The PROP module is not intended to replace the attitude control system. It is the responsibility of the ALL-STAR user to get approval from the launch provider to launch a propulsion unit. Item Capabilities provided to payload ΔV 10 m/s Length 4.25 in [10.8 cm] Volume in 3 [795.3 cm 3 ] Mass 1538 g (Including the payload structure) 3.0 Interfaces 3.1 Physical Interfaces Structural Interface The ALL-STAR provided payload structure consists of four side panels that will be delivered to the payload customer. These panels consist of two identical top/bottom panels and two identical left/right panels. The payload structure is shown below in Figure 4. All panels will be hard anodized black. Figure 4: Payload Structure The payload envelope is shown in Figure 5.The sections that are hatched out are places where components of the payload structure impinge upon the standard envelope. These impingements are only at certain locations so they don t affect the payload envelope for the entire length of the payload section.

9 9 Figure 5: Payload Envelope Overview Detailed drawings of the payload volume can be found in the Appendix I, which outlines more specifics of the allowed usable volume. If the ALL-STAR user chooses to manufacture their own payload structure, the interface positions and dimensions shown in Appendix II, must also be included in their design Launch Environmental Testing The environmental testing levels have been base lined to meet +6dB NASA GEVS levels. This is to insure that the system is able to survive on any launch vehicle in positions that are outside of the payload faring. This requirement will be revised as future profiles are developed that better encompass the P-POD locations.

10 Electrical Connections Electrical connections will be made through a single connector, shown below in Figure 6. This connector provides the power as well as data transfer. This connector is from Samtec and the part number is LS S-D. Either this connector or the equivalent right angle connector can be used (LS S-D-RA1). The connector s position is also shown in Figure 5. The top of the connector must be inset into the payload section in order to properly interface with the CDH backplane. Figure 6: Electrical connector 3.2 Electrical Interfaces Physical Layer Connector The LS2 connector family from Samtec has been chosen to interface between CDH and the payload. The LS S-D-RA2 connector will be used on CDH while the LS S-D-RA1 will be placed on the payload. The payload-cdh connector layout is shown in Figure 7 from the payload side of the interface. The function of each pin is described in Table 1. The corresponding PCB layout on the CDH backplane is shown in Figure 8. Unless otherwise stated, all signals are referenced to ground and have values between 0 V and 3.3 V.

11 11 Figure 7: Subsystem Connector Pinout Function Pin Number Signal Type (Referenced Description by Payload) GND 1, 3, 5, 7, 9, 11, 13, 15, 41, 42, 43, 45, 47, 49 Ground Ground for the payload. This node is common to all components on the ALL-STAR bus. VCC3.3_SW 2, 4, 6, 8 Power Input Regulated 3.3 V line for the payload. VCCBAT_SW 10, 12, 14, 16 Power Input Unregulated battery line for the payload. Un-switched 3.3 V line for use in ISO_PWR_ Power Input isolating the payload signals from CDH. See the isolation section below. PLD_ADC , 19, 20, 21, 22, 23, 24, 26 D , 29, 30, 31 Analog Output Digital Input / Output Analog outputs from the payload. These signals are routed to the payload ADC located on the CDH backplane. Digital signals to/from the payload. The functions of these pins can be configured on a mission-to-mission

12 12 basis. INT 32 Output Interrupt signal from the payload to CDH. This signal can be set high by the subsystem to indicate to CDH that it needs to send a packet. SDA 33 Input / Output Serial data for the payload I2C backup bus. SCL 34 Input Serial clock for the payload I2C backup bus. SCK 35 Input Serial clock for the payload SPI interface. MISO 36 Output Master In Slave Out line for the payload SPI interface. MOSI 37 Input Master Out Slave In line for the payload SPI interface. SS 38 Input Slave select for the payload SPI interface. ACK 39 Output Acknowledgement signal by the payload to the CDH PULSE. This signal must be pulled high by the payload after the PULSE signal is received. PULSE 40 Input Heartbeat signal supplied by CDH to the payload. The nominal frequency is 1 Hz. This signal also serves as a watchdog signal on CDH. RESERVED 25, 28 N/A Reserved for future functionality. VCC12.0_SW 44, 46, 48, 50 Power Input Regulated 12 V line for the payload. Table 1: Subsystem Connector Pin Descriptions Figure 8: Subsystem Connector Layout (Subsystem View, Board Edge Towards Top of Figure)

13 Isolation The payload is responsible for ensuring that when its power is off, no portion of its electronics can be partially or fully activated by a signal line from CDH. This means that some form of signal isolation must be utilized on any pins that are inputs from CDH or common between the payload and other systems. In particular, the SCK, MOSI, SS, PULSE, and D0-D3 must be isolated using a component with functionality similar to the TXB0108 chip from Texas Instruments (TI). In addition, it is recommended that the MISO be isolated in a similar manner. Finally, the SDA and SCK signals should be isolated using a chip with open-drain output buffers, such as the P82B96 bus buffer from TI Primary Bus Protocol The hardware protocol for the primary payload bus utilizes the Serial Peripheral Interface (SPI) standard. The standard bus topology for 4-wire SPI is shown in Figure 9. On ALL-STAR, CDH acts as the bus master and the payload is a slave device. Therefore, the payload is exposed a 4-wire interface: MISO, MOSI, SCK, and SS. At all times, the interface is controlled exclusively by the master. The interface is always operated in Mode 0, which is shown in Figure 10. During a transaction, the master will first activate SS for the subsystem (pull it low). Then, on each rising edge of SCK, the master reads in the value of the MISO line while the payload reads the value of the MOSI line. The data on MISO and MOSI is then changed on the falling edge of SCK so that it is ready at the beginning of the next cycle. In this way, bidirectional communication is facilitated between the master and each of the slaves. Once a byte of data has been transferred, the master releases (pulls high) the SS line, which deactivates the subsystem s SPI interface hardware. Figure 9: Typical SPI Bus Topology The main bus protocol adds an additional interrupt signal to the standard SPI bus to make requests by the payload easier to handle by CDH. Whenever the payload needs to send a packet

14 14 to CDH, it must toggle the INT line from low to high. The payload must then keep the line high until CDH has responded to the request, at which point the line must be returned to a low value Backup Bus Protocol Not supported in this revision Watchdog In order to prevent software or hardware latch-ups, it is necessary for CDH to watch the payload periodically. This functionality is implemented at two levels in the interface: the physical layer and the network layer. On the physical layer, the watchdog is implemented via the PULSE and ACK signals. Once every second, CDH will toggle the value of the PULSE signal. This signal will nominally be driven by the GPS PPS signal, which is a very accurate 1 Hz signal. Therefore, this signal can also be used to synchronize the clocks throughout the system. When the payload receives the toggle on the PULSE line, it must toggle its ACK signal. If the ACK signal is not toggled 10 times by the payload, the CDH will attempt to contact it over the primary and backup buses. If no contact can be made, then the power to the payload will be toggled to reset any latch-ups that may have occurred.

15 15 Figure 10: SPI Transfer Modes (Mode 0 Used for Subsystem SPI Interface) Power The payload will receive switched and regulated 3.3 V and 12 V power lines from EPS. The switching of these lines will be controlled exclusively by CDH. EPS will also provide (through the CDH backplane) access to the unregulated battery voltage. This power rail will also be switched by CDH. When CDH switches the power off for the payload, the payload is guaranteed that all three power rails will be switched off simultaneously, barring differences in switching time between the MOSFETs used to control the rails. Under nominal operation, there will be no way that one or more of the rails for a subsystem are inactive while others are still active. The specifications for each power rail are given in Table 2. Note that the maximum current ratings are the absolute maximum for the system and that each subsystem must operate within the current power budget.

16 16 Voltage Rail 3.3 V Battery 12 V Minimum Voltage 3 V 6 V 10.8 V Nominal Voltage 3.3 V 8.4 V 12.0 V Maximum Voltage 3.6 V 10 V 13.2 V Maximum Current 5 A 5 A or 30 W/, 2.5 A whichever is smaller Table 2: Subsystem Power Rail Specifications Data Link Layer Description The Data Link Layer of the protocol is responsible for splitting up the larger Network Layer packets into sizes that are manageable by the subsystems. Because different subsystems have different resources available for this interface, some specific parameters of the data link layer may vary from subsystem to subsystem, as described below Primary Bus Protocol Frame Format The format for each link layer frame is shown in Figure 11. Each frame contains two bytes of overhead. The first, shown in purple in the figure, is the header. The header contains two fixed bits (as basic error checking), a continuation bit, and the packet number. The continuation bit indicates whether this frame is a continuation of a previous frame or if it is the beginning of a new chain. If the continuation bit is set, then the frame is a continuation and the packet number field contains the number of the packet, which is zero-indexed. If the continuation bit is cleared, then the packet number instead indicates the number of packets in the chain and the packet number is assumed to be zero C o Frame 0 1 n Number t Frame Length Frame Data Figure 11: Link Layer Frame Format Frame Processing The processing loop for the link layer is slightly different for packets being sent to the payload versus packets being sent to CDH. The procedure for the CDH to payload direction is shown in Figure 12. At the start of the frame, CDH sends the header for the frame to the payload. CDH then requests the response to the header from the payload, which can be one of the values in Table 3. If the payload is able to process the frame, then it responds with the OK token. If it is not currently able to process the frame but could in the future, then it response with

17 17 BUSY. Finally, if the payload would not ever be able to process the header or the header is invalid, then the INVALID token is returned. Start CDH Action Payload Action Send Header Send Response End BUSY Response? INVALID YES More Frames? NO Process Packet and Send Response OK YES Send Frame Length Send Frame Data Frame End? NO Figure 12: CDH to Payload Frame Processing Token Value OK 1 BUSY 2 INVALID 3 Table 3: Header Response Tokens Once the header has been accepted by the payload, then the length of the frame is sent by CDH. Because the length is one byte, a maximum of 255 bytes can be sent in the data frame. Following the length, CDH then sends the data in the frame. If there are more frames in the chain (the number of frames is greater than 1), then this process is repeated until the entire packet has been received. At that point, the packet is handled and a response is generated, which is returned to CDH using the process in Figure 13. The overall process is almost identical as the previous process, with the exception that the payload is now sending the data. Also, because CDH drives the physical layer interface, there is no confirmation that the header is acceptable. It is assumed that if CDH asks for the header that it will be able to handle any packet sent to it by the payload.

18 18 Start CDH Action Payload Action Send Header Send Frame Length Send Frame Data NO Frame End? YES More Frames? NO End YES Figure 13: Payload Response to CDH Packet When data needs to be sent from the payload to CDH, then the process in Figure 14 is followed. First, the payload asserts its interrupt line to CDH. Then, CDH sends a packet header with the number of packets equal to 0. This is the only time that this type of header is allowed, and it signals to the subsystem that it should start sending its frame when it is ready. At this point, the process is identical to that shown in Figure 13. Finally, when all of the payload frames have been sent, CDH processes the packet and responds using the process in Figure 12. The only deviation from this process occurs at the very end. Instead of processing the packet, the payload instead ends the cycle and returns the response to the higher level application code.

19 19 Start CDH Action Payload Action Assert Interrupt Line Send Header with Number of Packets = 0 Send Response BUSY Response? INVALID End OK Send Header YES Send Frame Length Send Frame Data More Frames? NO Process Packet and Send Response NO Frame End? YES Figure 14: Payload to CDH Frame Processing Backup Bus Protocol Not implemented in this revision of the ALL-STAR bus Network Layer Packet Description The Network Layer of the protocol contains the highest level of abstraction to the application. It allows four types of messages to be sent from one location in the system to another. Due to the flexible nature of the protocol, it will serve as the sole method of communication between systems in the satellite.

20 20 Packet Format The format of network layer packets is shown in Figure 15. The numbers along the top of the packet are the bits in the packet. Descriptions of each packet field are given in Table 4. As can be seen from the figure, there are 128 fixed bits (16 bytes) in each packet. The message component is the actual data payload and takes one of two formats, shown in Figure 16. The first format, which contains only a single parameter, is used by Data and Error message types. The second format contains multiple parameters and is utilized by the Command and Configuration message types. Each type of message is described in further detail in Table 5. Finally, the format for the VariableTypeData fields in the messages is shown in Figure 17. For any given type, the data is always stored in a big-endian manner, and for strings and arrays, the data is stored in logical order (i.e. the first byte is sent first, etc). Furthermore, because the length of the string is sent, it should not be null-terminated, and a null character will be treated like any other within the string Source Destination Number Timestamp R S e u Type s c p c x Opcode x Length Message CRC Figure 15: Format of Network Layer Packets Field Name Size (Bits) Description Source 16 Source location of the packet. Destination 16 Destination location of the packet. Part of the extended opcode of the packet. Number 16 Number of the packet. Note that if the packet is a response to another packet, the number field must match the number field of the original packet. Timestamp 32 GPS time of the last PULSE signal sent out by CDH at the time that the packet was formulated. Response 1 Indicates whether the packet is a response to a previous packet. A value of 1 indicates a response, while 0 indicates that the packet is not a response to another packet. Success 1 Set to indicate that a packet s desired operation was successful. Only considered when the Response bit is also

21 21 set. Type 6 Field indicating which type of message is being sent. Part of the extended opcode of the packet. Opcode 8 Identifier indicating which operation the packet is requesting. Part of the extended opcode of the packet. Length 16 Length of the message portion of the packet. Message Data payload of the packet. The type of message is indicated by the Type field. CRC bit checksum of the packet. The algorithm for the CRC is the CRC-CCITT algorithm. Table 4: Packet Field Descriptions Message Type Type Field Value Number of Parameter s Parameter Type Command 0 Multiple VariableTypeData Data 1 Multiple VariableTypeData Error 2 Multiple VariableTypeData Description A command message represents a request for an action from one system to another. It may contain any number of parameters, which makes it a flexible option for many operations in a system. A data message represents an interaction in which one system sends data to another. In many cases, it will be used as a response to a command message. It may contain any number of parameters, which makes it a flexible option for many operations in a system. An error message represents an erroneous state in the satellite. It can result from either an invalid packet or from an invalid state from within a system. It may contain

22 22 Configuratio n 3 Multiple VariableTypeData Table 5: Description of Message Types any number of parameters, which makes it a flexible option for many operations in a system. A configuration message represents a change in configuration prompted by one system to another. The parameters in the message each describe the setting to be changed and the new value for said setting. As with other messages, multiple parameters are allowed. Parameter #1 Single Parameter Message Number of Parameters Parameter #1... Parameter #2 Parameter #N Multiple Parameter Message Figure 16: Network Layer Message Types The extended opcode for a given operation is determined by three fields in the packet: the destination, the type, and the opcode. Each system must specify the commands that it will handle from its corresponding control module on CDH as well as the commands that should be handled directly by CDH without forwarding them on to the subsystem. A list of all of these commands is contained in the Command Dictionary subsection. In addition, the payload must implement the mandatory commands listed in that section Timing Synchronization In order to ensure that the payload time is synchronized with that of the rest of the bus, a timing synchronization protocol has been devised for the ALL-STAR system. The most important portion of this protocol is the timing reference point, which is a precise moment in time that the payload and CDH can agree on for sending time information. The most convenient point is the time at which the payload sets its interrupt line high to send a message to CDH.

23 23 When CDH receives that signal, it captures the current time in seconds and sets the time stamp of its response to that time. The payload then counts the number of rising edges that it receives on the PULSE line and adds that number to the time that it receives from the time stamp in the CDH response packet and resets its time to that value on the next PULSE rising edge. By doing so, the payload can synchronize its time to that of CDH within a few microseconds or less. Figure 17: VariableTypeData Packet Formatting Protocol Implementation The protocol described has been implemented to allow payloads at least an initial implementation, if not a full solution for their interface code. The code can be broken into three distinct sections. The first, the core interface, contains the high-level interface code to be used by the payload application. After calling PacketInit(), the payload can use the Dispatch() function to send data to CDH. In addition, payloads must define message handlers in PACKET_HANDLER_ISR(). Example implementation have been included, as well as a full set of documentation for all functions in the included PDF. In order to port the

24 24 interface to a new processor, the functions in ProtocolPort.h and ProtocolPort.c must be updated from the current implementation using an Atmel ATXMEGA256A3 processor. 4.0 Command Dictionary 4.1 Bus Interface to Payload 4.2 Payload Interface to Bus 5.0 Restrictions

25 Appendix I: Payload Envelope Drawings Using Provided Structure

26 26

27 27

28 Appendix II: Payload Envelope Drawings with Custom Payload Structure

29 29

30 30

31 31

32 32

33 Appendix III: Data Sheets

Example of Technology Development Program

Example of Technology Development Program Example of Technology Development Program SSTDM 2014 IISC, Bangalore, India April 1, 2014 Dr. Marco Villa CANEUS Small Satellites Director Tyvak VP Space Vehicle Systems Ground rules Power and Volume are

More information

CubeSat Subsystem Interface Definition

CubeSat Subsystem Interface Definition CubeSat Subsystem Interface Definition CSID (Proposal) Version 0.4 21.07.2015 Change Log Date Revision Author Description 01.06.2015 0.3 SB 21.07.2015 0.4 SB mechanical dimensions and connector alignments

More information

Blue Canyon Technologies XB1 Enabling a New Realm of CubeSat Science. George Stafford BCT Range St, Suite 200 Boulder, CO 80301

Blue Canyon Technologies XB1 Enabling a New Realm of CubeSat Science. George Stafford BCT Range St, Suite 200 Boulder, CO 80301 Blue Canyon Technologies XB1 Enabling a New Realm of CubeSat Science George Stafford BCT 720.458.0703 1600 Range St, Suite 200 Boulder, CO 80301 About BCT Blue Canyon Technologies is a small business founded

More information

Microcontrollers and Interfacing

Microcontrollers and Interfacing Microcontrollers and Interfacing Week 10 Serial communication with devices: Serial Peripheral Interconnect (SPI) and Inter-Integrated Circuit (I 2 C) protocols College of Information Science and Engineering

More information

keyestudio Keyestudio MEGA 2560 R3 Board

keyestudio Keyestudio MEGA 2560 R3 Board Keyestudio MEGA 2560 R3 Board Introduction: Keyestudio Mega 2560 R3 is a microcontroller board based on the ATMEGA2560-16AU, fully compatible with ARDUINO MEGA 2560 REV3. It has 54 digital input/output

More information

GAUSS OBC ABACUS 2017

GAUSS OBC ABACUS 2017 [] Table of contents Table of contents... 1 1. Introduction... 3 1.1. ABACUS Features... 3 1.2. Block Diagram... 6 2. Pinouts... 7 3. Inertial Measurement Unit Details... 10 3.1. Orientation of Axes...

More information

3.3V regulator. JA H-bridge. Doc: page 1 of 7

3.3V regulator. JA H-bridge. Doc: page 1 of 7 Digilent Cerebot Board Reference Manual Revision: 11/17/2005 www.digilentinc.com 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview The Digilent Cerebot Board is a useful tool for

More information

JeeNode V2. A small *duino-ish MPU board with a wireless RF module. Jean-Claude Wippler jeelab.equi4.com March 2009

JeeNode V2. A small *duino-ish MPU board with a wireless RF module. Jean-Claude Wippler jeelab.equi4.com March 2009 JeeNode V2 A small *duino-ish MPU board with a wireless RF module Overview Jean-Claude Wippler jeelab.equi4.com March 2009 The JeeNode is a small micro-controller board which can be used for a variety

More information

Introduction to I2C & SPI. Chapter 22

Introduction to I2C & SPI. Chapter 22 Introduction to I2C & SPI Chapter 22 Issues with Asynch. Communication Protocols Asynchronous Communications Devices must agree ahead of time on a data rate The two devices must also have clocks that are

More information

Doc: page 1 of 8

Doc: page 1 of 8 Minicon Reference Manual Revision: February 9, 2009 Note: This document applies to REV C of the board. 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview The Minicon board is a

More information

DSP240-LPI Inverter Controller Card. Technical Brief

DSP240-LPI Inverter Controller Card. Technical Brief DSP240-LPI Inverter Controller Card Technical Brief September 2006 Manual Release 3.0 Card Revision 3.0 Copyright 2001-2006 Creative Power Technologies P.O. Box 714 MULGRAVE Victoria, 3170 Tel: +61-3-9543-8802

More information

Pmod modules are powered by the host via the interface s power and ground pins.

Pmod modules are powered by the host via the interface s power and ground pins. 1300 Henley Court Pullman, WA 99163 509.334.6306 www.store. digilent.com Digilent Pmod Interface Specification 1.2.0 Revised October 5, 2017 1 Introduction The Digilent Pmod interface is used to connect

More information

Growing Together Globally Serial Communication Design In Embedded System

Growing Together Globally Serial Communication Design In Embedded System Growing Together Globally Serial Communication Design In Embedded System Contents Serial communication introduction......... 01 The advantages of serial design......... 02 RS232 interface......... 04 RS422

More information

Part 1 Using Serial EEPROMs

Part 1 Using Serial EEPROMs Part 1 Using Serial EEPROMs copyright 1997, 1999 by Jan Axelson If you have a project that needs a modest amount of nonvolatile, read/write memory, serial EEPROM may be the answer. These tiny and inexpensive

More information

PIC Serial Peripheral Interface (SPI) to Digital Pot

PIC Serial Peripheral Interface (SPI) to Digital Pot Name Lab Section PIC Serial Peripheral Interface (SPI) to Digital Pot Lab 7 Introduction: SPI is a popular synchronous serial communication protocol that allows ICs to communicate over short distances

More information

User-configurable Resolution. 9 to 12 bits (0.5 C to C)

User-configurable Resolution. 9 to 12 bits (0.5 C to C) AT30TS75A 9- to 12-bit Selectable, ±0.5 C Accurate Digital Temperature Sensor DATASHEET See Errata in Section 12. Features Single 1.7V to 5.5V Supply Measures Temperature -55 C to +125 C Highly Accurate

More information

NanoPower BPX. Datasheet High-capacity battery pack for nano-satellites

NanoPower BPX. Datasheet High-capacity battery pack for nano-satellites NanoPower BPX Datasheet High-capacity battery pack for nano-satellites 1 Table of Contents 1 TABLE OF CONTENTS... 2 2 OVERVIEW... 3 2.1 HIGHLIGHTED FEATURES... 3 2.2 CUSTOMIZATION OPTIONS... 3 2.3 MEASUREMENTS...

More information

Product Specification

Product Specification Product Specification Features Amp ed RF, Inc. Description 15mm x 27mm The added class 1 power, +18dBm, of the BT-11, gives this module one of the best ranges in the industry. It s completely pin compatible

More information

Arduino Uno. Arduino Uno R3 Front. Arduino Uno R2 Front

Arduino Uno. Arduino Uno R3 Front. Arduino Uno R2 Front Arduino Uno Arduino Uno R3 Front Arduino Uno R2 Front Arduino Uno SMD Arduino Uno R3 Back Arduino Uno Front Arduino Uno Back Overview The Arduino Uno is a microcontroller board based on the ATmega328 (datasheet).

More information

ARDUINO MEGA 2560 REV3 Code: A000067

ARDUINO MEGA 2560 REV3 Code: A000067 ARDUINO MEGA 2560 REV3 Code: A000067 The MEGA 2560 is designed for more complex projects. With 54 digital I/O pins, 16 analog inputs and a larger space for your sketch it is the recommended board for 3D

More information

Product description Rev. 3 11/06/14

Product description Rev. 3 11/06/14 EZ863-2G - GNSS Product description Rev. 3 11/06/14 1 Table of Contents 1. Overview... 4 2. General Description... 4 2.1 Dimensions... 4 2.2 Weight... 4 2.2 Installation... 5 2.3 Casing material... 6 2.4

More information

Prototyping Module Datasheet

Prototyping Module Datasheet Prototyping Module Datasheet Part Numbers: MPROTO100 rev 002 Zenseio LLC Updated: September 2016 Table of Contents Table of Contents Functional description PROTOTYPING MODULE OVERVIEW FEATURES BLOCK DIAGRAM

More information

EPT-200TMP-TS-U2 TMP102 Temperature Sensor Docking Board Data Sheet

EPT-200TMP-TS-U2 TMP102 Temperature Sensor Docking Board Data Sheet EPT-2TMP-TS-U2 TMP12 Temperature Sensor Docking Board Data Sheet This docking board is based on the TMP12 Temperature Sensor chip from Texas Instruments. It can measure the ambient temperature between

More information

ARDUINO MEGA ADK REV3 Code: A000069

ARDUINO MEGA ADK REV3 Code: A000069 ARDUINO MEGA ADK REV3 Code: A000069 OVERVIEW The Arduino MEGA ADK is a microcontroller board based on the ATmega2560. It has a USB host interface to connect with Android based phones, based on the MAX3421e

More information

Parallel Data Transfer. Suppose you need to transfer data from one HCS12 to another. How can you do this?

Parallel Data Transfer. Suppose you need to transfer data from one HCS12 to another. How can you do this? Introduction the Serial Communications Huang Sections 9.2, 10.2, 11.2 SCI Block User Guide SPI Block User Guide IIC Block User Guide o Parallel vs Serial Communication o Synchronous and Asynchronous Serial

More information

HASP Student Payload Interface Manual

HASP Student Payload Interface Manual HASP Student Payload Interface Manual Version 02.08.08 1 I. Introduction This document describes the basic features of your HASP payload mounting plate and provides information on the mechanical, electrical,

More information

DS1306. Serial Alarm Real Time Clock (RTC)

DS1306. Serial Alarm Real Time Clock (RTC) www.dalsemi.com FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 2100 96-byte nonvolatile RAM for data

More information

Mercury System SB310

Mercury System SB310 Mercury System SB310 Ultrasonic Board - Product Datasheet Author Francesco Ficili Date 20/05/2018 Status Released Pag. 1 Revision History Version Date Author Changes 1.0 20/05/2018 Francesco Ficili Initial

More information

NanoDock DMC-3. Datasheet Daughter module carrier 4 daughterboard

NanoDock DMC-3. Datasheet Daughter module carrier 4 daughterboard NanoDock DMC-3 Datasheet Daughter module carrier 4 daughterboard 1 Table of Contents 1 TABLE OF CONTENTS... 2 2 OVERVIEW... 3 2.1 HIGHLIGHTED FEATURES... 3 2.2 GPS RECEIVER... 3 2.3 BLOCK DIAGRAM... 4

More information

Datasheet Interstage unit with communication busses from OBC to I 2 C devices

Datasheet Interstage unit with communication busses from OBC to I 2 C devices NanoUtil Interstage GSSB A, B and C Datasheet Interstage unit with communication busses from OBC to I 2 C devices 1 Table of Contents 1 TABLE OF CONTENTS... 2 2 OVERVIEW... 3 2.1 HIGHLIGHTED FEATURES...

More information

NanoUtil TestDock. Datasheet Nano-satellite tabletop test bed

NanoUtil TestDock. Datasheet Nano-satellite tabletop test bed NanoUtil TestDock Datasheet Nano-satellite tabletop test bed NanoUtil TestDock Datasheet gs-ds-nanoutil-testdock-2.2 1 Table of Contents 1 TABLE OF CONTENTS... 2 2 CHANGELOG... 3 3 OVERVIEW... 4 3.1 HIGHLIGHTED

More information

App Note Application Note: Addressing Multiple FPAAs Using a SPI Interface

App Note Application Note: Addressing Multiple FPAAs Using a SPI Interface Rev: 1.0.0 Date: 23 rd Jan 2015 App Note - 310 Application Note: Addressing Multiple FPAAs Using a SPI Interface TABLE OF CONTENTS 1 PURPOSE... 2 2 THE SPI INTERFACE... 3 2.1 OVERVIEW... 3 2.2 DETAILED

More information

Embedded Navigation Solutions VN 100, VN 200 & VN 300 Development Board User Manual

Embedded Navigation Solutions VN 100, VN 200 & VN 300 Development Board User Manual Embedded Navigation Solutions VN 100, VN 200 & VN 300 Development Board User Manual VectorNav Technologies Contact Info 10501 Markison Road Phone +1 512 772 3615 Dallas, Texas 75238 Email support@vectornav.com

More information

Homework 5: Theory of Operation and Hardware Design Narrative Due: Friday, October 3, at NOON

Homework 5: Theory of Operation and Hardware Design Narrative Due: Friday, October 3, at NOON Homework 5: Theory of Operation and Hardware Design Narrative Due: Friday, October 3, at NOON Team Code Name: ECE Grande Group No. 3 Team Member Completing This Homework: Ashley Callaway e-mail Address

More information

REVISIONS LTR. ECN DESCRIPTION DATE APPROVED - NA Original Document 11/13/02

REVISIONS LTR. ECN DESCRIPTION DATE APPROVED - NA Original Document 11/13/02 REVISIONS LTR. ECN DESCRIPTION DATE APPROVED - NA Original Document 11/13/02 SHEET REVISION STATUS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 REVISION - - - - - - - - - - CONTROLLED COPY DIST.

More information

User-configurable Resolution. 9 to 12 bits (0.5 C to C)

User-configurable Resolution. 9 to 12 bits (0.5 C to C) AT30TS74 9- to 12-bit Selectable, ±1.0 C Accurate Digital Temperature Sensor DATASHEET Features Single 1.7V to 5.5V Supply Measures Temperature From -55 C to +125 C Highly Accurate Temperature Measurements

More information

INTERFACE CONTROL DOCUMENT

INTERFACE CONTROL DOCUMENT STUDENTS SPACE ASSOCIATION THE FACULTY OF POWER AND AERONAUTICAL ENGINEERING WARSAW UNIVERSITY OF TECHNOLOGY INTERFACE CONTROL DOCUMENT November 2016 Issue no. 2 (March 2017) Changes Date Changes Pages/Section

More information

ARDUINO UNO REV3 SMD Code: A The board everybody gets started with, based on the ATmega328 (SMD).

ARDUINO UNO REV3 SMD Code: A The board everybody gets started with, based on the ATmega328 (SMD). ARDUINO UNO REV3 SMD Code: A000073 The board everybody gets started with, based on the ATmega328 (SMD). The Arduino Uno SMD R3 is a microcontroller board based on the ATmega328. It has 14 digital input/output

More information

power supply Tamper Detect function will detect possible data modification from outside magnetic

power supply Tamper Detect function will detect possible data modification from outside magnetic FEATURES High bandwidth Read and Write at 52MB/sec Quad I/O with the use of dual purpose pins to maintain a low pin count Operates in both standard, single SPI mode and high speed quad SPI mode Fast quad

More information

CrossLink Hardware Checklist Technical Note

CrossLink Hardware Checklist Technical Note FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration

More information

Mission Overview Cal Poly s Design Current and future work

Mission Overview Cal Poly s Design Current and future work Click to edit Master title style Table Click of to Contents edit Master title style Mission Overview Cal Poly s Design Current and future work 2 Mission Click to Overview edit Master title style Main Mission:

More information

Homework 9: Software Design Considerations

Homework 9: Software Design Considerations Homework 9: Software Design Considerations Team Code Name: Mind Readers Group No. 2 Team Member Completing This Homework: Richard Schuman E-mail Address of Team Member: _rschuman_ @ purdue.edu Evaluation:

More information

KNJN I2C bus development boards

KNJN I2C bus development boards KNJN I2C bus development boards 2005, 2006, 2007, 2008 KNJN LLC http://www.knjn.com/ Document last revision on December 5, 2008 R22 KNJN I2C bus development boards Page 1 Table of Contents 1 The I2C bus...4

More information

mypocketqub.com an open source nano-satellite project Michael Johnson 2010 CubeSat Developers Summer Workshop

mypocketqub.com an open source nano-satellite project Michael Johnson 2010 CubeSat Developers Summer Workshop mypocketqub.com an open source nano-satellite project Michael Johnson michael@mypocketqub.com 2010 CubeSat Developers Summer Workshop a JA initiative in association with Logan, Utah, USA August 7-8, 2010

More information

DESIGN OF A CUBESAT PAYLOAD INTERFACE. Jason Axelson Department of Electrical Engineering University of Hawai i at Mānoa Honolulu, HI ABSTRACT

DESIGN OF A CUBESAT PAYLOAD INTERFACE. Jason Axelson Department of Electrical Engineering University of Hawai i at Mānoa Honolulu, HI ABSTRACT DESIGN OF A CUBESAT PAYLOAD INTERFACE Jason Axelson Department of Electrical Engineering University of Hawai i at Mānoa Honolulu, HI 96822 ABSTRACT Typically, a complete satellite will be designed around

More information

Arduino ADK Rev.3 Board A000069

Arduino ADK Rev.3 Board A000069 Arduino ADK Rev.3 Board A000069 Overview The Arduino ADK is a microcontroller board based on the ATmega2560 (datasheet). It has a USB host interface to connect with Android based phones, based on the MAX3421e

More information

SPI (Serial & Peripheral Interface)

SPI (Serial & Peripheral Interface) SPI (Serial & Peripheral Interface) What is SPI SPI is a high-speed, full-duplex bus that uses a minimum of 3 wires to exchange data. The popularity of this bus rose when SD cards (and its variants ie:

More information

CubeComputer V4.1. General purpose on-board computer. Datasheet

CubeComputer V4.1. General purpose on-board computer. Datasheet CubeComputer V4.1 General purpose on-board computer Datasheet Page: 2 Table of Contents 1. System Summary... 4 1.1 Application... 4 1.2 Compatibility... 4 1.3 Heritage... 4 1.4 Features... 4 2. Functional

More information

HZX N03 Bluetooth 4.0 Low Energy Module Datasheet

HZX N03 Bluetooth 4.0 Low Energy Module Datasheet HZX-51822-16N03 Bluetooth 4.0 Low Energy Module Datasheet SHEN ZHEN HUAZHIXIN TECHNOLOGY LTD 2017.7 NAME : Bluetooth 4.0 Low Energy Module MODEL NO. : HZX-51822-16N03 VERSION : V1.0 1.Revision History

More information

PCI GS or PCIe8 LX Time Distribution Board

PCI GS or PCIe8 LX Time Distribution Board PCI GS or PCIe8 LX Time Distribution Board for use with PCI GS or PCIe8 LX Main Board August 28, 2008 008-02783-01 The information in this document is subject to change without notice and does not represent

More information

ARDUINO UNO REV3 Code: A000066

ARDUINO UNO REV3 Code: A000066 ARDUINO UNO REV3 Code: A000066 The UNO is the best board to get started with electronics and coding. If this is your first experience tinkering with the platform, the UNO is the most robust board you can

More information

GAUSS: ABACUS User Selectable Options Sheet [ABACUS2017_ ]

GAUSS: ABACUS User Selectable Options Sheet [ABACUS2017_ ] [ ] Table of contents Table of contents... 2 Acronyms... 3 1. Introduction... 4 2. Blocks Diagram, Connectors and Pinout overview... 5 3. Options Sheet Selection Guide... 6 3.1. GPIO Expander... 6 3.2.

More information

Raspberry Pi - I/O Interfaces

Raspberry Pi - I/O Interfaces ECE 1160/2160 Embedded Systems Design Raspberry Pi - I/O Interfaces Wei Gao ECE 1160/2160 Embedded Systems Design 1 I/O Interfaces Parallel I/O and Serial I/O Parallel I/O: multiple input/output simultaneously

More information

UM PCAL6524 demonstration board OM Document information

UM PCAL6524 demonstration board OM Document information Rev. 1 23 September 2015 User manual Document information Info Content Keywords OM13320 Fm+ development kit, OM13260 Fm+ I2C bus development board, OM13303 GPIO target board Abstract Installation guide

More information

Serial Peripheral Interface. What is it? Basic SPI. Capabilities. Protocol. Pros and Cons. Uses

Serial Peripheral Interface. What is it? Basic SPI. Capabilities. Protocol. Pros and Cons. Uses Serial Peripheral Interface What is it? Basic SPI Capabilities Protocol Serial Peripheral Interface http://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/ SPI_single_slave.svg/350px-SPI_single_slave.svg.png

More information

Voltage Regulator Board User Guide

Voltage Regulator Board User Guide Embedded Systems for Space Applications Voltage Regulator Board User Guide David Hoskins Josh Chapman University of Tennessee at Chattanooga 4/23/17 Overview The objective of this project is to provide

More information

ARDUINO MICRO WITHOUT HEADERS Code: A000093

ARDUINO MICRO WITHOUT HEADERS Code: A000093 ARDUINO MICRO WITHOUT HEADERS Code: A000093 Arduino Micro is the smallest board of the family, easy to integrate it in everyday objects to make them interactive. The Micro is based on the ATmega32U4 microcontroller

More information

17 Hatidhar st. Ra anana 43665, Israel Fax: Tel: UDEC-1. Universal Debug Center User Manual & Quick Start

17 Hatidhar st. Ra anana 43665, Israel Fax: Tel: UDEC-1. Universal Debug Center User Manual & Quick Start 17 Hatidhar st. Ra anana 43665, Israel Fax: 09-7417422 Tel: 09-7417411 www.adcom.co.il UDEC-1 Universal Debug Center User Manual & Quick Start UM-004708-1 - Revision A Version Issued By Issue Date Comments

More information

ARDUINO PRIMO. Code: A000135

ARDUINO PRIMO. Code: A000135 ARDUINO PRIMO Code: A000135 Primo combines the processing power from the Nordic nrf52 processor, an Espressif ESP8266 for WiFi, as well as several onboard sensors and a battery charger. The nrf52 includes

More information

Datasheet High performance reaction wheel for 6U and 12U nano-satellites

Datasheet High performance reaction wheel for 6U and 12U nano-satellites gomspace.com NanoTorque GSW-600 Datasheet High performance reaction wheel for 6U and 12U nano-satellites GomSpace A/S Alfred Nobels Vej 21A 1. DK-9220 Aalborg East Denmark gomspace.com info@gomspace.com

More information

UM2091 User manual. EVAL-L9301 Demo board Hardware documentation. Introduction

UM2091 User manual. EVAL-L9301 Demo board Hardware documentation. Introduction User manual EVAL-L9301 Demo board Hardware documentation Introduction The L9301 is a SPI (Serial Peripheral Interface) that controls octal channel with 4 high/low and 4 low-side driver in order to drive

More information

Embedded Systems and Software. Serial Interconnect Buses I 2 C (SMB) and SPI

Embedded Systems and Software. Serial Interconnect Buses I 2 C (SMB) and SPI Embedded Systems and Software Serial Interconnect Buses I 2 C (SMB) and SPI I2C, SPI, etc. Slide 1 Provide low-cost i.e., low wire/pin count connection between IC devices There are many of serial bus standards

More information

SKB360I Bluetooth 4.0 Low Energy Module Datasheet

SKB360I Bluetooth 4.0 Low Energy Module Datasheet SKB360I Bluetooth 4.0 Low Energy Module Datasheet Name: Bluetooth 4.0 Low Energy Module Model No.: SKB360I Version: V1.01 Revision History: Revision Description Approved Date V1.01 Initial Release Hogan

More information

CubeComputer V4.1. General purpose on-board computer. Option Sheet

CubeComputer V4.1. General purpose on-board computer. Option Sheet CubeComputer V4.1 General purpose on-board computer Option Sheet Page: 2 Table of Contents 1. Client Information... 3 2. Introduction... 4 3. Hardware Configuration... 5 3.1 Power supply... 5 3.2 I 2 C...

More information

Product Specification

Product Specification Product Specification 15mm x 27mm Description One of the most capable Bluetooth modules available, the BT-21 Bluetooth OEM Module is designed for maximum flexibility. The BT-21 module includes 14 general

More information

Introduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications

Introduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications Introduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications o Asynchronous Serial (SCI, RS-232) o Synchronous Serial (SPI, IIC) The MC9S12

More information

Tutorial for I 2 C Serial Protocol

Tutorial for I 2 C Serial Protocol Tutorial for I 2 C Serial Protocol (original document written by Jon Valdez, Jared Becker at Texas Instruments) The I 2 C bus is a very popular and powerful bus used for communication between a master

More information

ESPino - Specifications

ESPino - Specifications ESPino - Specifications Summary Microcontroller ESP8266 (32-bit RISC) WiFi 802.11 (station, access point, P2P) Operating Voltage 3.3V Input Voltage 4.4-15V Digital I/O Pins 9 Analog Input Pins 1 (10-bit

More information

ZigBee Compliant Platform 2.4G RF Low Power Transceiver Module for IEEE Standard. DATA SHEET Version B

ZigBee Compliant Platform 2.4G RF Low Power Transceiver Module for IEEE Standard. DATA SHEET Version B ZMD400-A01 ZigBee Compliant Platform 2.4G RF Low Power Transceiver Module for IEEE 802.15.4 Standard DATA SHEET Version B Quan International Co., Ltd., ZMD400 Features Fully compliant 802.15.4 Standard

More information

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President

More information

Please refer to "4. Evaluation Board" on page 2 for more information about these steps. Figure 1. System Connections

Please refer to 4. Evaluation Board on page 2 for more information about these steps. Figure 1. System Connections CP2120 EVALUATION KIT USER S GUIDE 1. Kit Contents The CP2120 Evaluation Kit contains a CP2120 evaluation board and a power supply. The following supporting documents can be downloaded from www.silabs.com:

More information

or between microcontrollers)

or between microcontrollers) : Communication Interfaces in Embedded Systems (e.g., to interface with sensors and actuators or between microcontrollers) Spring 2016 : Communication Interfaces in Embedded Systems Spring (e.g., 2016

More information

AARDVARK. Level Shifter Board. Level Shifter Board. Datasheet v1.00 February 15, 2008 I 2 C/SPI. Features

AARDVARK. Level Shifter Board. Level Shifter Board. Datasheet v1.00 February 15, 2008 I 2 C/SPI. Features Level Shifter Board AARDVARK I 2 C/SPI Features Level shifting of I 2 C, SPI, and MDIO signals from 1.2 V to 3.3 V I 2 C speeds of up to 800 khz SPI and MDIO speeds of up to 20 MHz Powering downstream

More information

IPC. Preliminary Data Brief. IPC High speed phase current sensor with digital interface Draft Review Released

IPC. Preliminary Data Brief. IPC High speed phase current sensor with digital interface Draft Review Released IPC Preliminary Data Brief Header Project State IPC High speed phase current sensor with digital interface Draft Review Released Responsible Creation 2010-07-27 Module Name IPC-A and IPC-C Hardware Version

More information

Design and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso

Design and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso Design and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso Microcontroller It is essentially a small computer on a chip Like any computer, it has memory,

More information

SSC14-V-9 UNCLASSIFIED UNCLASSIFIED LLNL-PRES

SSC14-V-9 UNCLASSIFIED UNCLASSIFIED LLNL-PRES Government-owned CubeSat Next Generation Bus Reference Architecture Vincent Riot, Darrell Carter, Todd Decker, Lance Simms (LLNL) Jim Newman, Lara Magallanes, Jim Horning, David Rigmaiden (NPS) Meagan

More information

BB-303 Manual Baseboard for TMCM-303

BB-303 Manual Baseboard for TMCM-303 BB-303 Manual Baseboard for TMCM-303 Trinamic Motion Control GmbH & Co. KG Sternstraße 67 D 20357 Hamburg, Germany http://www.trinamic.com BB-303 Manual (V1.04 / Jul 9th, 2007) 2 Contents 1 Features...

More information

KNJN I2C bus development boards

KNJN I2C bus development boards KNJN I2C bus development boards 2005, 2006, 2007, 2008 fpga4fun.com & KNJN LLC http://www.knjn.com/ Document last revision on January 1, 2008 R12 KNJN I2C bus development boards Page 1 Table of Contents

More information

CprE 488 Embedded Systems Design. Lecture 4 Interfacing Technologies

CprE 488 Embedded Systems Design. Lecture 4 Interfacing Technologies CprE 488 Embedded Systems Design Lecture 4 Interfacing Technologies Joseph Zambreno Electrical and Computer Engineering Iowa State University www.ece.iastate.edu/~zambreno rcl.ece.iastate.edu Never trust

More information

6LoWPAN Development Platform Saker Manual

6LoWPAN Development Platform Saker Manual 6LoWPAN Development Platform Saker Manual WEPTECH elektronik GmbH Page 1 of 19 V.1.0.1 1. Table of Content 1. General information... 4 1.1 1.2 1.3 1.4 1.5 Copyright protection... 4 Warranty information...

More information

Evaluation Board for CS3308. Description CS Channel. Digitally Controlled Analog Volume Control. PC or External Serial Control Input

Evaluation Board for CS3308. Description CS Channel. Digitally Controlled Analog Volume Control. PC or External Serial Control Input Evaluation Board for CS3308 Features Description Single-ended Analog Inputs Single-ended Analog Outputs Supports AC and DC-Coupled Analog I/O Flexible Serial Control I/O Headers Serial Control Input Header

More information

Using Sensors with the RoboRIO

Using Sensors with the RoboRIO Using Sensors with the RoboRIO Jeff Bernardis jeff.bernardis@gmail.com David Zhang david.chao.zhang@gmail.com A copy of this presentation is available at: https://drive.google.com/file/d/1sjlpsrm8wbguehgyblcopmrnw2qsmxkf/view?usp=sharing

More information

and/or b. an optional internal Iridium satellite modem.

and/or b. an optional internal Iridium satellite modem. Appendix D Manual for Data Logger/Control Unit D.1. Introduction and Specifications D.1.1. Q DL 2100 Data logger Platform The Q DL 2100 data logger platform consists of: 1. A microcontroller containing

More information

Arduino Dock 2. The Hardware

Arduino Dock 2. The Hardware Arduino Dock 2 The Arduino Dock 2 is our supercharged version of an Arduino Uno R3 board. These two boards share the same microcontroller, the ATmel ATmega328P microcontroller (MCU), and have identical

More information

Approved by: Date CET Initials Name Justification :20:12 NTJ Niels Thybo Johansen

Approved by: Date CET Initials Name Justification :20:12 NTJ Niels Thybo Johansen Instruction Selection Guideline Document No.: INS10027 Version: 6 Description: This document introduces the ZW0201, and ZW0301 Single Chip based families, and suggests which module to choose for a given

More information

BT 31 Data Sheet. Amp ed RF Technology Inc.

BT 31 Data Sheet. Amp ed RF Technology Inc. BT 31 Data Sheet Amp ed RF Technology Inc. Product Specification BT31 Features Bluetooth features FCC&Bluetooth licensed radio Bluetooth v3.0 Class 1 radio Range up to 100m LOS 1.5Mbps data throughput

More information

Level Shifter. for. Hardware User s Manual.

Level Shifter. for. Hardware User s Manual. Level Shifter for USB-to to-i2c Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the I2C and SPI Level Shifter from SB Solutions, Inc. SB Solutions,

More information

C8051F700 Serial Peripheral Interface (SPI) Overview

C8051F700 Serial Peripheral Interface (SPI) Overview C8051F700 Serial Peripheral Interface (SPI) Overview Agenda C8051F700 block diagram C8051F700 device features SPI operation overview SPI module overview Where to learn more 2 Introducing The C8051F700

More information

2-megabit 2.7-volt Minimum DataFlash AT45DB021D

2-megabit 2.7-volt Minimum DataFlash AT45DB021D Features Single 2.7V to 3.6V Supply RapidS Serial Interface: 66 MHz Maximum Clock Frequency SPI Compatible Modes 0 and 3 User Configurable Page Size 256 Bytes per Page 264 Bytes per Page Page Size Can

More information

VPX56H-6 6U VPX AC/DC Power Supply

VPX56H-6 6U VPX AC/DC Power Supply VPX56H-6 6U VPX AC/DC Power Supply 1,000-Watt Ruggedized, Programmable Power Supply Plug-in Module, Conduction-Cooled, Six Outputs Description NAI s VPX56H-6 is a that plugs directly into a standard 6U

More information

WLS-TC Specifications

WLS-TC Specifications Specifications Document Revision 1.0, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.

More information

Mission Enabling Compact Avionics Systems

Mission Enabling Compact Avionics Systems Mission Enabling Compact Avionics Systems Next Generation Cubesat Bus Design Brian Tubb Cubesat Limitations Rundown Previous Bus Design Results Problems Outline Paradigm Shift with Lightsail CP7 New Requirements

More information

USER MANUAL EXPERIENCE INCREDIBLE PERFORMANCE V2.3

USER MANUAL EXPERIENCE INCREDIBLE PERFORMANCE V2.3 USER MANUAL EXPERIENCE INCREDIBLE PERFORMANCE V2.3 CONTENTS 1 INTRODUCTION... 3 2 INTERFACE DESIGN... 4 2.1 Connectivity... 5 2.2 Analog Interface... 6 2.3 I 2 C Interface... 7 2.4 I 2 C Operations...

More information

Fully Integrated Thermal Accelerometer MXC6225XU

Fully Integrated Thermal Accelerometer MXC6225XU Powerful Sensing Solutions for a Better Life Fully Integrated Thermal Accelerometer MXC6225XU Document Version 1.0 page 1 Features General Description Fully Integrated Thermal Accelerometer X/Y Axis, 8

More information

DEVBOARD3 DATASHEET. 10Mbits Ethernet & SD card Development Board PIC18F67J60 MICROCHIP

DEVBOARD3 DATASHEET. 10Mbits Ethernet & SD card Development Board PIC18F67J60 MICROCHIP DEVBOARD3 DATASHEET 10Mbits Ethernet & SD card PIC18F67J60 MICROCHIP Version 1.0 - March 2009 DEVBOARD3 Version 1.0 March 2009 Page 1 of 7 The DEVBOARD3 is a proto-typing board used to quickly and easily

More information

I2C and SPI Foundation

I2C and SPI Foundation Revision 30 September 2010 Release I2C and SPI Foundation 17 March 2018 changed ref: command f to x Introduction I2C (I squared C) and SPI (Serial peripheral Interface) are two main ways that microcontrollers

More information

Mission Enabling Compact Avionics Systems

Mission Enabling Compact Avionics Systems Mission Enabling Compact Avionics Systems Next Generation Cubesat Bus Design Brian Tubb Ø Cubesat Limitations Rundown Ø Previous Bus Design Ø Results Problems Outline Ø Paradigm Shift with Lightsail CP7

More information

EECS 373 Design of Microprocessor-Based Systems

EECS 373 Design of Microprocessor-Based Systems EECS 7 Design of Microprocessor-Based Systems Matt Smith University of Michigan Serial buses, digital design Material taken from Brehob, Dutta, Le, Ramadas, Tikhonov & Mahal 1 Timer Program //Setup Timer

More information

Introduction to Microcontroller Apps for Amateur Radio Projects Using the HamStack Platform.

Introduction to Microcontroller Apps for Amateur Radio Projects Using the HamStack Platform. Introduction to Microcontroller Apps for Amateur Radio Projects Using the HamStack Platform www.sierraradio.net www.hamstack.com Topics Introduction Hardware options Software development HamStack project

More information

Display Real Time Clock (RTC) On LCD. Version 1.2. Aug Cytron Technologies Sdn. Bhd.

Display Real Time Clock (RTC) On LCD. Version 1.2. Aug Cytron Technologies Sdn. Bhd. Display Real Time Clock (RTC) On LCD PR12 Version 1.2 Aug 2008 Cytron Technologies Sdn. Bhd. Information contained in this publication regarding device applications and the like is intended through suggestion

More information