Set Up a PLL Loop Filter on the ez80f91 MCU
|
|
- Imogen Owen
- 5 years ago
- Views:
Transcription
1 Application Note Set Up a PLL Loop Filter on the ez80f91 MCU AN Abstract This document provides information that will help an application developer effectively use the ez80f91 MCU s on-chip Phase-Locked Loop (PLL) feature as a system clock source. The included circuits and procedures can help the developer select the appropriate external loop filter components, code the application s PLL initialization sequence, and verify proper PLL operation. ez80acclaimplus! Flash MCU Overview ez80acclaimplus! on-chip Flash Microcontrollers are an exceptional value for customers designing high performance, 8-bit MCU-based systems. With speeds up to 50 MHz and an on-chip Ethernet MAC, designers have the performance necessary to execute complex applications quickly and efficiently. Combining Flash and SRAM, ez80acclaimplus! devices provide the memory required to implement communication protocol stacks and achieve flexibility when performing in-system updates of application firmware. The ez80acclaimplus! Flash MCU can operate in full 24-bit linear mode, addressing 16 MB without a Memory Management Unit. Additionally, support for the Z80-compatible mode allows Z80/Z180 customers to execute legacy code within multiple 64-KB memory blocks with minimum modification. With an external bus supporting ez80, Z80, Intel and Motorola bus modes and a rich set of serial communications peripherals, designers have several options when interfacing to external devices. automation, communications, industrial control and facility monitoring, and remote control. Definitions Loop Bandwidth The loop bandwidth, BW, is the effective PLL control loop range. It determines the PLL control loop s ability to track loop perturbations and noise. The loop can only track noise within the bandwidth of the loop. Therefore, a wider bandwidth is preferable. Phase Margin Phase margin is a measure of real-time PLL frequency control loop stability. Higher phase margin equates to better overall control loop performance. As the phase margin increases, frequency lock time also increases. Increased lock time is not a concern for applications using the ez80f91 MCU. The Loop Bandwidth and Phase Margin values defined in the tables in the section that follows show the potential impact of different Loop Filter Component selections on overall PLL performance. Discussion The ez80f91 PLL is part of the System Clock Generation block, which includes an on-chip oscillator, PLL circuit, and system clock source selection logic, as diagrammed in Figure 1. Some of the many applications suitable for ez80acclaimplus! devices include vending machines, point-of-sale terminals, security systems, Copyright 2008 by Zilog, Inc. All rights reserved.
2 System Clock (F OSC<SCLK<F OSC*N) SCLK-MUX PLL_CTL1[0] = PLL Enable RTC_CLK (1MHz<F OSC<10MHz) x2 x1 Oscillator PFD Charge Pump VCO Off-Chip Loop Filter PLL_INT Lock Detect PLL_CTL0[7:6] C PLL1 R PLL C PLL2 Div N PLL_CTL0[3:2] {PLL_DIV_H, PLL_DIV_L} Figure 1. System Clock Generation Block The PLL is a programmable frequency multiplier designed to generate the 50-MHz system clock (SYSCLK) from a variety of lower-frequency reference sources. The PLL requires the user to select an off-chip PLL reference frequency, the loop filter components, and to set the PLL setup and control registers based on off-chip component selections. User selectability of the multiplier source, as opposed to using a fixed reference, is offered to accommodate component constraints set by cost points, stocking approach, or performance goals. PLL programmability is not intended to generate SYSCLK frequencies other than 50 MHz. Note: Operation at frequencies other than the design target of 50 MHz are not guaranteed to function in all cases. The PLL s F out value should be defined as 50 MHz for guaranteed operation across the device s complete temperature and silicon-processing parameter range. Zilog production testing confirms that the PLL functions at an F out value equal to 50 MHz. The ez80f91 PLL is a third-order phase lock loop that utilizes an on-chip oscillator with an external crystal that functions as a reference, a Phase Frequency Detector (PFD), a charge-pump loop filter with external loop filter passive components, a Voltage Controlled Oscillator (VCO), and a frequency divider (programmable downcounter). The ez80f91 MCU s primary oscillator generates the PLL reference. The oscillator must be driven by a 1 10 MHz fundamental frequency crystal (see Figure 2 and Table 1). Alternatively, the X IN input pin can also accept a CMOS-level clock input signal. If an external clock generator is used in the design, the X OUT pin should remain unconnected. AN Page 2 of 7
3 On-Chip Oscillator X IN 1-10 MHz Crystal (Fundamental Mode) X OUT C = 22 pf 1 R = 100 KΩ C = 22 pf 2 Figure MHZ Crystal Circuit Table 1. Crystal Specifications Parameter 1 MHz 10 MHz Units Comments Frequency 1 10 MHz Resonance Parallel Mode Fundamental Series Resistance (RS) Ω Maximum Load Capacitance (CL) pf Maximum Shunt Capacitance (CO) 7 7 pf Maximum Drive Level 1 1 mw Maximum The charge-pump loop filter filters the PFD phase error signal to create the DC voltage that drives the VCO. The charge pump is a selectable current source with four programmable values: 1.5 ma, 1 ma, 500 µa, and 100 µa. The selected current drive is sinked/sourced onto the loop filter pin according to the error (or difference) between the falling edges of the PFD output signals. Ideally, when the PLL is locked, there are no control loop errors (error = 0) and no current is sourced/sinked onto the off-chip loop-filter. In general, the higher the charge pump current, the less sensitive the PLL is to noise disturbing the loop filter node; for example, power supply noise. The external loop filter passive components include a series capacitor, C PLL2, and a series resistor, R PLL, in parallel with a capacitor, C PLL1 (see Figure 1). The loop filter operates in the 1 10 MHz PLL reference frequency range. Therefore, high-performance components are not required. The components should be placed as close as possible to the Loop Filter pin and achieve a common Ground with the PLL_V SS pin. AN Page 3 of 7
4 The loop filter bandwidth and phase margin define overall PLL noise and frequency stability control. Zilog recommends using as high a PLL reference frequency as possible (for example, 10 MHz) to create the widest loop filter bandwidth and largest phase margin. The divider is a user-programmable downcounter. The function of the divider is to divide the frequency of its input signal (VCO OUT ) by a programmable factor N and supply the result to the PFD circuit. Factor N is defined as the target SYSCLK frequency reference (X IN ) frequency. Div N is programmed by the PLL_DIV_L and PLL_DIV_D registers. Table 2 contains acceptable values for different reference source frequencies. See Table 3 for the values that Zilog recommends as starting points for components and for PLL setup parameters for the chargepump currents. Table 2. Loop Filter Circuit Values X IN (MHz) N (div) SYSCLK (MHz) R PLL ± 10% C PLL2 ± 10% C PLL1 ± 10% Charge Pump Current Phase Margin (Degrees) BW k 33 nf 100 pf 100 µa KHz µf 220 pf 500 µa KHz µf 220 pf 1.0 ma KHz µf 220 pf 1.5 ma KHz k 10 nf 47 pf 100 µa KHz nf 220 pf 500 µa KHz nf 220 pf 1.0 ma KHz nf 330 pf 1.5 ma KHz nf 100 pf 100 µa KHz nf 220 pf 500 µa KHz nf 220 pf 1.0 ma KHz nf 220 pf 1.5 ma KHz nf 100 pf 100 µa KHz nf 220 pf 500 µa KHz nf 220 pf 1.0 ma KHz nf 220 pf 1.5 ma KHz Notes: 1. Place the loop filter components as close as possible to the package pins. Provide a common analog ground with the PLL device Ground pin. 2. A charge pump current of 500 µa is the recommended starting point. 3. Operation of the PLL for output frequencies other than 50 MHz is not guaranteed over the entire standard temperature range for all devices. The 40-MHz SYSCLK in this table is provided for reference. Zilog production testing confirms that the PLL functions at a SYSCLK value equal to 50 MHz. 4. Zilog recommends interpolating the loop filter component values between the given X IN frequencies. AN Page 4 of 7
5 Table 3. Recommended Values Parameter Value Units X IN 10 MHz N 5 SCLK 50 MHz R PPL 100 Ω C PLL2 47 nf C PLL1 220 pf Charge Pump Current 500 µa Verifying PLL Operation For most applications, the component values in Table 2 for a 500-µA charge-pump current are the best configuration for the defined X IN frequencies. To test the PLL setup, the following must occur: The PLL must lock The PLL must lock within the defined lock criteria of 8 or 16 reference frequency cycles. To ensure that the PLL locks correctly: Check the device and PLL_V DD Check the reference frequency Check the loop filter components Use 16 cycles as the lock criteria Increase the loop filter bandwidth and/or phase margin Following lock and PLL SYSCLK source selection, the PHI pin must have the correct frequency. To ensure that the PHI pin frequency is correct: Check the PLL_DIV value Check the reference frequency During PLL SYSCLK source operation, the PLL must not generate unlocked interrupts, as such: Check all of the above items System V DD, PLL V DD, and Ground should be checked for noise Initialization Sequence The following steps provide an example of the onchip initialization sequence. 1. POR/System Reset a. CLK_MUX defaults to External Crystal Oscillator PLL reference frequency. b. PLL_ENABLE defaults to DISABLED. c. All ez80f91 registers can be accessed as defined in the ez80f91 Product Specification (PS0192). 2. Define PLL Interrupt Service Routines a. PLL interrupts default on reset to Priority 3. b. Both the Locked and Unlocked PLL interrupts require ISR routines. 3. Program PLL Registers a. PLL_DIV_L b. PLL_DIV_H must be set to 00h. Only the lower PLL_DIV six bits are valid for the reference frequency range of 1 10 MHz; PLL_DIV is WRITE ONLY; READs return a 00h. c. CHRP_CTL is as defined in Table 2. d. LDS_CTL is set to 8 or 16 cycles of 20-ns duration, default is 8 cycles; 400-ns options are not supported on the ez80f91 MCU. 4. Enable PLL Operation a. INT_LOCK_EN must be set to Enabled 1. b. INT_UNLOCK_E must be set to Disabled 0. c. PLL_ENABLE must be set to Enabled On PLL-Locked Interrupt a. CLK_MUX must be set to PLL 01. b. INT_LOCK must be set to Read to clear. c. INT_LOCK_EN must be set to Disabled 0. AN Page 5 of 7
6 d. INT_UNLOCK_E must be set to Enabled Execute application code at PLL F OUT. AN Page 6 of 7
7 Warning: DO NOT USE IN LIFE SUPPORT LIFE SUPPORT POLICY ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION. As used herein Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Document Disclaimer 2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering. ez80, ez80acclaim!, and ez80acclaimplus! are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners. AN Page 7 of 7 7
An Automatic Temperature Control System Using RZK
Application Note An Automatic Temperature Control System Using RZK AN019902-0908 Abstract This application note demonstrates how an application running on Zilog s Real-Time Kernel (RZK) can be used to
More informationEEPROM Emulation with the ez80f91 MCU. Discussion
Application Note EEPROM Emulation with the ez80f91 MCU AN015803-0608 Abstract This Application Note describes a method to utilize a portion of Zilog s ez80acclaimplus! MCU s Flash memory to emulate the
More informationCharacter LCD Interface for ez80acclaim! MCUs
Application Note Character LCD Interface for ez80acclaim! MCUs AN015902-0708 Abstract This Application Note provides Character LCD driver routines, coded in ANSI C, for Zilog s ez80acclaim! Flash microcontroller-based
More informationS3 Flash In-System Programmer
S3 Family of Microcontrollers S3 Flash In-System Programmer UM026604-0816 PRELIMINARY Copyright 2016 Zilog, Inc. All rights reserved. www.zilog.com ii Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.
More informationZ8 Encore! XP F0822 Series
High Performance 8-Bit Microcontrollers Z8 Encore! XP F0822 Series Product Brief PB011112-0308 Overview Zilog s Z8 Encore! XP F0822 Series devices are microcontrollers based on Zilog s ez8 CPU. Z8 Encore!
More informationHigh Resolution Digital Weigh-Scale Design Using Z8 Encore! Microcontrollers
Application te High Resolution Digital Weigh-Scale Design Using Z8 Encore! Microcontrollers AN025404-0608 Abstract This application note describes the development and use of a Digital Weigh-Scale (DWS)
More informationZilog Real-Time Kernel
An Company Configurable Compilation RZK allows you to specify system parameters at compile time. For example, the number of objects, such as threads and semaphores required, are specez80acclaim! Family
More informationZ8 Encore! XP F1680 Series 8-Bit Flash Solution with Extended Peripherals
Embedded Flash Solutions Z8 Encore! XP F1680 Series High-performance 8-bit Flash MCU F1680 advantage low power - 1.8 V highly integrated peripherals flexible memory options optimized cost/performance target
More informationInterfacing Z8 Encore! XP MCUs with an I 2 C-Based Character LCD
Application Note Interfacing Z8 Encore! XP MCUs with an I 2 C-Based Character LCD AN014902-1207 Abstract This Application Note describes APIs for interfacing one or more I 2 C-based character LCDs with
More informationUniversal Motor Control with Z8 Encore! XP 8-Pin Highly Integrated Microcontroller
Application Note Universal Motor Control with Z8 Encore! XP 8-Pin Highly Integrated Microcontroller AN050-0608 Abstract This Application Note discusses programmable speed control of a Universal Motor using
More informationChallenge. Hardware Circuit Details. Solution. Result. Features and Functions. Z8 Encore! MC
Implementation of SMBus Master/Slave Protocol Application Brief Challenge The System Management Bus (SMBus) interface is used by Smart Batteries to pass Smart Battery Data (SBD) to external devices and
More informationGetting Started with ESPI Interface Using the Z8 Encore! XP F1680
Application Note Getting Started with ESPI Interface Using the Z8 Encore! XP F1680 AN027301-0308 Abstract This application note demonstrates how to use the Enhanced Serial Peripheral Interface (ESPI) in
More informationAn SPI Temperature Sensor Interface with the Z8 Encore! SPI Bus
Application Note An SPI Temperature Sensor Interface with the Z8 Encore! SPI Bus AN012703-0608 Abstract This Application Note provides an overview of Zilog s Z8 Encore! Serial Peripheral Interface (SPI)
More informationFreescale Semiconductor, I
nc. /D Rev. 1, 11/2001 Power-On, Clock Selection, and Noise Reduction Techniques for the Freescale MC68HC908GP32 By Yan-Tai Ng Applications Engineering Microcontroller Division Hong Kong Introduction This
More informationSerial Communication Controllers (SCC) MULTIPROTOCOL DATA COMMUNICATION SOLUTIONS
Serial Communication Controllers (SCC) MULTIPROTOCOL DATA COMMUNICATION SOLUTIONS SCC ADVANTAGES SUMMARY MULTIPLE CLOCK SPEEDS MULTIPLE PACKAGES MULTIPLE PROTOCOLS TARGET APPLICATIONS COMPUTER PERIPHERALS
More informationez80f91 Modular Development Kit
ez80f91 Modular Development Kit An Company Quick Start Guide QS004611-0810 Introduction This quick qtart guide provides instructions and configuration information for Zilog s ez80f91 Mini Ethernet module,
More informationFeatures. Applications
HCSL-Compatible Clock Generator for PCI Express General Description The is the smallest, high performance, lowest power, 2 differential output clock IC available for HCSL timing applications. offers -130dBc
More informationEthernet Smart Cable
User Manual UM020704-0508 Introduction Zilog s Ethernet Smart Cable (ESC), ZENETSC0100ZACG, allows you to connect the Z8 Encore!, Z8 Encore! XP, ZNEO, or ez80acclaim! development board to a Zilog Developer
More informationA Simple Console Application for Z8 Encore! XP MCUs
A Simple Console Application for Z8 Encore! XP MCUs AN034201-1112 Abstract Console applications are widely used by engineers for ease of project development. For this reason, Zilog has developed a simple
More informationPI6LC48L0201A 2-Output LVDS Networking Clock Generator
Features ÎÎTwo differential LVDS output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz
More informationPentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset
1CY 225 7 fax id: 3517 Features Multiple clock outputs to meet requirements of ALI Aladdin chipset Six CPU clocks @ 66.66 MHz, 60 MHz, and 50 MHz, pin selectable Six PCI clocks (CPUCLK/2) Two Ref. clocks
More informationFlash Loader Utility for the Z8 Encore! XP MCU
Application Note Flash Loader Utility for the Z8 Encore! XP MCU AN011806-0408 Abstract This application note describes Flash Loader utility for the Zilog s Z8 Encore! XP MCU that can be operated through
More informationHigh-Performance 8-Bit Microcontrollers. Up to 8 10-Bit ADC Channels. Two 16-Bit Timers/PWM. Internal Precision Oscillator
High-Performance 8-Bit Microcontrollers Z8 Encore! 4K Series QuickTime and a BMP decompressor are needed to see this picture. Product Block Diagram 1 4 KB Watch-Dog Timer with RC Oscillator Analog UART
More information100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile PCs
Features Mixed 2.5V and 3.3V operation Complete clock solution for Pentium II, and other similar processor-based motherboards Two CPU clocks at 2.5V up to 100 MHz Six synchronous PCI clocks, one free-running
More informationAPPLICATION NOTE. Atmel AT01080: XMEGA E Schematic Checklist. Atmel AVR XMEGA E. Features. Introduction
APPLICATION NOTE Atmel AT01080: XMEGA E Schematic Checklist Atmel AVR XMEGA E Features Power supplies Reset circuit Clocks and crystal oscillators PDI TWI Introduction This application note describes a
More informationPCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3
PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input
More informationApplication Note, V1.0, Aug AP08064 XC866/886/888. Safeguarding the Microcontroller under Out-of-Spec Noise Conditions.
Application Note, V1.0, Aug. 2007 XC866/886/888 AP08064 Safeguarding the Microcontroller under Out-of-Spec Noise Conditions Microcontrollers Edition 2007-08 Published by Infineon Technologies AG 81726
More informationZLF645 Crimzon Flash Microcontroller with ZBase Database Industry Leading Universal Infrared Remote Control (UIR) Solution
digital infrared Solutions CRIMZON ZLF645 Flash MCU uir solution with zbase database CRIMZON ZLF645 advantage 32/64 kb flash 512 b/1 kb ram crimzon z8 lxmc core ir transmission ir learning tuned ir amplifier
More informationSM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer
ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing
More informationProduct Update. Errata to Z8 Encore! 8K Series Silicon. Z8 Encore! 8K Series Silicon with Date Codes 0402 and Later
Product Update Errata to Z8 Encore! 8K Series Silicon Z8 Encore! 8K Series Silicon with Date Codes 0402 and Later The errata listed in Table 1 are found in the Z8 Encore! 8K Series devices with date codes
More informationMPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND
Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers MPC9817 DATA SHEET NRND The MPC9817 is a PLL-based clock generator specifically designed for Freescale Semiconductor Microprocessor
More informationSM Features. General Description. Applications. Block Diagram
ClockWorks Fibre Channel (106.25MHz, 212.5MHz) Ultra-Low Jitter, LVDS Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely
More informationSM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.
156.25MHz/312.5MHz and 78.125MHz/156.25MHz LVDS Clock Synthesizer ClockWorks Flex General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise
More informationFeatures. Applications
Micro-Power Voltage Supervisor IttyBitty General Description The is a power supply supervisor that provides undervoltage monitoring, manual reset capability, and power-on reset generation in a compact
More informationMIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit
µp Supervisory Circuit General Description The MIC705, MIC706, MIC707, and MIC708 are inexpensive microprocessor supervisory circuits that monitor power supplies in microprocessor-based systems. The circuit
More informationT1/E1 CLOCK MULTIPLIER. Features
DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital
More informationZ8 Encore! XP/Z8 Encore! Development Kits
Z8 Encore! XP/Z8 Encore! Development Kits QS004311-0111 Introduction This describes how to set up Zilog s Z8 Encore! XP/Z8 Encore! Development Kits and start using them to build designs and applications
More informationZ8 Encore! XP 4K Series with extended Peripherals
High-Performance 8-Bit Microcontrollers Z8 Encore! XP 4K Series with extended Peripherals PB013603-0604 PRELIMINARY Product Block Diagram 1 4KB Two 16-Bit Timers/PWM Watch-Dog Timer with RC Oscillator
More informationZatara Series ARM ASSP High-Performance 32-bit Solution for Secure Transactions
1 ARM-BASED ASSP FOR SECURE TRANSACTIONS ZATARA SERIES 32-BIT ARM ASSP PB022106-1008 ZATARA SERIES ADVANTAGE SINGLE-CHIP SOLUTION BEST FEATURE SET IN POS PCIPED PRE-CERTIFIED EMV L1 CERTIFIED TOTAL SOLUTION
More informationZMOTION Detection Module Development Kit
ZEPIR000102ZCOG ZMOTION Detection Module Development Kit UM022306-1210 Copyright 2010 Zilog. All rights reserved. www.zilog.com ii Warning: DO NOT USE IN LIFE SUPPORT LIFE SUPPORT POLICY ZILOG'S PRODUCTS
More informationnc. Factors which affect reset are: 1. External components attached to the RESET pin 2. Low-voltage reset (LVR) on chip 3. Power-on reset (POR) detect
nc. Order this document by /D Motorola Semiconductor Resetting MCUs By Ross Mitchell MCU Applications Motorola Ltd. East Kilbride, Scotland Introduction A simple function such as reset can cause many problems
More informationBOOST YOUR SYSTEM PERFORMANCE USING THE ZILOG ESCC CONTROLLER
BOOST YOUR SYSTEM PERFORMANCE USING THE ZILOG ESCC CONTROLLER AN030001-0509 For greater testability, larger interface flexibility, and increased CPU/ DMA offloading, replace the SCC with the ESCC Controller...
More informationCAP+ CAP. Loop Filter
STS-12/STS-3 Multirate Clock and Data Recovery Unit FEATURES Performs clock and data recovery for 622.08 Mbps (STS-12/OC-12/STM-4) or 155.52 Mbps (STS-3/OC-3/STM-1) NRZ data 19.44 MHz reference frequency
More informationDSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications
General Description The series of high performance dual output LVDS oscillators utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device
More informationXRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter
CMOS 8-Bit High Speed Analog-to-Digital Converter April 2002-4 FEATURES 8-Bit Resolution Up to 20MHz Sampling Rate Internal S/H Function Single Supply: 5V V IN DC Range: 0V to V DD V REF DC Range: 1V to
More informationBoot Loader for the Z51F6412 MCU
Boot Loader for the Z51F6412 MCU AN037701-0215 Abstract This application note discusses how to create a boot loader program for the Z51F6412 microcontroller, a member of Zilog s Z8051 Family of Microcontrollers.
More informationFreescale Semiconductor, I
MOTOROLA SEMICONDUCTOR TECHNICAL DATA nc. Order number: Rev 3, 08/2004 3.3 V Zero Delay Buffer The is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom
More informationXRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter
Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter April 2002-1 FEATURES 8-Bit Resolution Up to 10 MHz Sampling Rate Internal S/H Function Single Supply: 3.3V VIN DC Range: 0V to V DD VREF DC
More informationZ8 Encore! XP F0822 Series Development Kit
Z8F080000KITG Z8 Encore! XP F08 Series Development Kit UM0009-0608 Copyright 008 by Zilog, Inc. All rights reserved. www.zilog.com Z8 Encore! XP F08 Series Development Kit ii Revision History Each instance
More information1.8V/3.0V Single-PLL Clock Generator
ASAHI KASEI EMD CORPORATION 1.8V/3.0V Single-PLL Clock Generator Features Input Frequency: 36 MHz (1.8V or 3.0V) PLL Output Frequency: 12 MHz (1.8V or 3.0V) REF Output Frequency: 36 MHz or 18 MHz (1.8V
More informationClock Generator for PowerQUICC and PowerPC Microprocessors and
Freescale Semiconductor Technical Data Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers Clock Generator for PowerQUICC and PowerPC Microprocessors and DATA SHEET Rev 1, 11/2004
More informationPI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram
s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current
More informationAOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8882 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet
More informationDS1306. Serial Alarm Real Time Clock (RTC)
www.dalsemi.com FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 2100 96-byte nonvolatile RAM for data
More informationZiLOG Real-Time Kernel Version 1.2.0
ez80acclaim Family of Microcontrollers Version 1.2.0 PRELIMINARY Introduction The (RZK) is a realtime, preemptive, multitasking kernel designed for time-critical embedded applications. It is currently
More informationLC75808E, 75808W. 1/8 to 1/10 Duty LCD Display Drivers with Key Input Function
Ordering number : ENN6370A CMOS IC LC75808E, 75808W 1/8 to 1/10 Duty LCD Display Drivers with Key Input Function Overview The LC75808E and LC75808W are 1/8 to 1/10 duty LCD display drivers that can directly
More informationZCRMZNICE01ZEMG Crimzon In-Circuit Emulator
Quick Start Guide QS006602-0408 Introduction Zilog s ZCRMZNICE01ZEMG Crimzon (ICE), shown in Figure 1, provides Crimzon chip family emulation with a Trace and Event system for program debugging using Zilog
More informationMicrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
DSC2311KL2R008 Crystalless Configurable Clock Generator General Description DSC2311KL2R008 is a crystalless clock generator that is factory configurable to simultaneously output two separate frequencies
More informationArduino Uno R3 INTRODUCTION
Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running
More informationTable of Contents 1 Typical Applications General Description Block Diagram Pinout System Connections Typical A
Data Sheet: Product Preview Rev 0.3, 3/2014 Xtrinsic 3-Axis Digital Angular Rate Gyroscope is a small, low-power, yaw, pitch, and roll angular rate gyroscope. The full-scale range is adjustable from ±250
More information1.8V/3.0V Single-PLL Clock Generator AK8150C
AK8150C 1.8V/3.0V Single-PLL Clock Generator AK8150C Features Input Frequency: 38 MHz (1.8V or 3.0V) PLL Output Frequency: 12 MHz (1.8V or 3.0V) REF Output Frequency: 38 MHz or 19 MHz (1.8V or 3.0V) Low
More informationezvision 200 Television Controllers with OSD
ezvision 200 Television Controllers with OSD Product Specification ZiLOG Worldwide Headquarters 532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.zilog.com This publication
More informationPART TOP VIEW ADDR2 ADDR3 ADDR4 SELECT S/H CONFIG V L DGND V SS AGND IN CH. Maxim Integrated Products 1
9-675; Rev ; 4/ 32-Channel Sample/Hold Amplifier General Description The MAX567 contains 32 sample-and-hold amplifiers driven by a single multiplexed input. The control logic addressing the outputs is
More informationPreliminary. PACKAGE - 28-pin MLP (5mm X 5mm) Example Circuit Diagram CP V. 48MHz Oscillator. USB Function Controller 512B EEPROM
Preliminary Single-Chip USB to UART Bridge SINGLE-CHIP USB to UART DATA TRANSFER - Integrated USB Transceiver; No External Resistors Required - Integrated Clock; No External Crystal Required - Integrated
More informationEvaluation Board for CS3308. Description CS Channel. Digitally Controlled Analog Volume Control. PC or External Serial Control Input
Evaluation Board for CS3308 Features Description Single-ended Analog Inputs Single-ended Analog Outputs Supports AC and DC-Coupled Analog I/O Flexible Serial Control I/O Headers Serial Control Input Header
More informationDSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator
Crystal-less Configurable Clock Generator General Description The is a four output crystal-less clock generator. It utilizes Microchip's proven PureSilicon MEMS technology to provide excellent jitter and
More informationCraft Port Tiny RS-232 Transceiver for Portable Applications ADM101E. Data Sheet FUNCTIONAL BLOCK DIAGRAM
Data Sheet FEATURES 460 kbit/s Transmission Rate Single 5 V Power Supply Compatible with RS-232 Input/Output Levels 0.1 μf Charge Pump Capacitors One Driver and One Receiver On-Board DC-DC Converter ±4.2
More informationMIC826. General Description. Features. Applications. Typical Application
Voltage Supervisor with Watchdog Timer, Manual Reset, and Dual Outputs In 1.6mm x 1.6mm TDFN General Description The is a low-current, ultra-small, voltage supervisor with manual reset input, watchdog
More informationILI2511. ILI2511 Single Chip Capacitive Touch Sensor Controller. Specification ILI TECHNOLOGY CORP. Version: V1.4. Date: 2018/7/5
Single Chip Capacitive Touch Sensor Controller Specification Version: V1.4 Date: 2018/7/5 ILI TECHNOLOGY CORP. 8F., No.1, Taiyuan 2 nd St., Zhubei City, Hsinchu County 302, Taiwan (R.O.C.) Tel.886-3-5600099;
More informationPART TOP VIEW ADDR2 ADDR3 ADDR4 SELECT S/H CONFIG V L DGND V SS AGND IN N.C. Maxim Integrated Products 1
9-674; Rev ; 4/ 32-Channel Sample/Hold Amplifier General Description The MAX568 contains 32 sample/hold amplifiers and four -of-8 multiplexers. The logic controlling the muxes and sample/hold amplifiers
More informationFeatures. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices
DSC55704 Crystalless Three Output PCIe Clock Generator General Description The DSC55704 is a Crystalless, three output PCI express clock generator meeting Gen1, Gen2, and Gen3 specifications. The clock
More informationControl Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Crystal-less Configurable Clock Generator General Description The is a programmable, high performance dual LVDS output oscillator utilizing Micrel's proven silicon MEMS technology to provide excellent
More information133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support
133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support Features Mixed 2.5V and 3.3V Operation Compliant to Intel CK133 (CY2210-3) & CK133W (CY2210-2) synthesizer and driver specification
More informationUsing the bq4845 for a Low-Cost RTC/NVSRAM Subsystem
Using the for a Low-Cost RTC/NSRAM Subsystem Introduction The combines a low-power real-time clock (RTC), a microcontroller supervisor, and a nonvolatile control circuit for static RAM on one IC. The part
More informationSY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer
Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer General Description The is a 3.3V, fully differential, low skew, 1:4 LVDS fanout buffer that accepts LVTTL or LVCMOS inputs. It is capable
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. APPLICATION NOTE A V A I L A B L E AN61 16K X25160 2K x 8 Bit SPI Serial
More informationACE24AC128 Two-wire Serial EEPROM
Description The ACE24AC128 series are 131,072 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 16,384 words of 8 bits (one byte) each.
More informationOSC Ring Type Ring or Resonator type (optional) RESET Pin No Yes
General Description Features est Series is a series of 3 to 340 seconds single chip high quality voice synthesizer IC which contains one 4-bit Input port (provided for est005 and above); three 4-bit I/O
More informationFeatures. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01)
Features Description Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s. Very Low Quiescent Current: 2.8µA Typical High Threshold Accuracy: 0.5% Typ. Fixed Threshold Voltages for Standard
More information8051 Microcontroller Interrupts
8051 Microcontroller Interrupts There are five interrupt sources for the 8051, which means that they can recognize 5 different events that can interrupt regular program execution. Each interrupt can be
More informationAVR134: Real Time Clock (RTC) Using the Asynchronous Timer. Features. Introduction. AVR 8-bit Microcontrollers APPLICATION NOTE
AVR 8-bit Microcontrollers AVR134: Real Time Clock (RTC) Using the Asynchronous Timer APPLICATION NOTE Features Real Time Clock with Very Low Power Consumption (10µA @ 3.3V) Very Low Cost Solution Adjustable
More informationAOZ8101. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application
Ultra-Low Capacitance TS Diode Array General Description The AOZ8101 is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning.
More informationICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.
More informationFM1233A 3-Pin µc Supervisor Circuit
FM133A 3-Pin µc Supervisor Circuit General Description The FM133A is a supervisor circuit that monitors a microprocessor power supply or other system voltage and issues a reset pulse when a fault condition
More informationeip-24/100 Embedded TCP/IP 10/100-BaseT Network Module Features Description Applications
Embedded TCP/IP 10/100-BaseT Network Module Features 16-bit Microcontroller with Enhanced Flash program memory and static RAM data memory On board 10/100Mbps Ethernet controller, and RJ45 jack for network
More informationS3F8S5A Development Kit
S3 Family of Microcontrollers S3F8S5A Development Kit Copyright 06 Zilog, Inc. All rights reserved. www.zilog.com ii Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS. LIFE SUPPORT POLICY ZILOG
More informationApplication Note, V1.3, September 2008 AP XC2000/XE166 Family. Microcontrollers
Application Note, V1.3, September 2008 AP16103 XC2000/XE166 Family P i n C o n f i g u r a t i o n, P o w e r S u p p l y a n d R e s e t Microcontrollers Edition 2008-09-18 Published by Infineon Technologies
More information80C51GB, 83C51GB, 87C51GB SPECIFICATION UPDATE
80C51GB, 83C51GB, 87C51GB SPECIFICATION UPDATE Release Date: December, 1996 Order Number: 272880-003 The 80C51GB, 83C51GB, 87C51GB may contain design defects or errors known as errata. Characterized errata
More informationProduct Change Notification
Product Change Notification Product Change Notification Number: WC131401 Notification Date: April 23, 2013 Title: Die Revision Change for ATxmega128D3 Product Identification: ATxmega128D3-MH ATxmega128D3-MHR
More informationARDUINO MEGA INTRODUCTION
ARDUINO MEGA INTRODUCTION The Arduino MEGA 2560 is designed for projects that require more I/O llines, more sketch memory and more RAM. With 54 digital I/O pins, 16 analog inputs so it is suitable for
More informationDS1305. Serial Alarm Real Time Clock (RTC) FEATURES PIN ASSIGNMENT ORDERING INFORMATION
DS135 Serial Alarm Real Time Clock (RTC) FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 21 96 byte
More informationAppNote-US2400-EVB Low Power 2.4GHz Transceiver
US2400-EVB for IEEE 802.15.4 Standard Revision History Hardware Revision Date Description of Changes V01 / V02 Sep. 2011 Initial release V03 Dec 2011 Addition 4.1 Evaluation Board Variants and 5.3 Connector
More informationFeatures. Applications
3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer
More informationS12VR Hardware Design. Guidelines. 1 Introduction. 2 Hardware Design. Guidelines. 2.1 Voltage regulator. Freescale Semiconductor
Freescale Semiconductor Document Number: AN4643 Application Note Rev 1, 10/2013 S12VR Hardware Design Guidelines by: Carlos Aceff 1 Introduction This document lists the required external components and
More informationUsing the Z8051 MCU s USI Peripheral as an SPI Interface
Using the Z8051 MCU s USI Peripheral as an SPI Interface AN035901-0513 Abstract This document describes how to configure Zilog s Z8051 Universal Serial Interface (USI) peripheral to operate as Serial Peripheral
More informationSBAT90USB162 Atmel. SBAT90USB162 Development Board User s Manual
SBAT90USB162 Atmel AT90USB162 Development Board User s manual 1 1. INTRODUCTION Thank you for choosing the SBAT90USB162 Atmel AT90USB162 development board. This board is designed to give a quick and cost-effective
More informationZilog TCP/IP Software Suite
QS004914-1211 Introduction This quick start guide helps you to get started with the Zilog TCP/IP Software Suite for Zilog s ez80acclaim! family, which includes the ez80f91, ez80f92 and ez80f93 microcontrollers
More informationFractional Divider Evaluation Board AD9858FDPCB
Fractional Divider Evaluation Board AD9858FDPCB INTRODUCTION The AD9858 is a 1 GHz direct digital synthesizer (DDS) featuring a 10-bit DAC, an RF mixer, and on-chip PLL synthesis blocks. Used in conjunction,
More informationINTRODUCTION. Mechanical Considerations APPLICATION NOTE Z86E21 THERMAL PRINTER CONTROLLER ZILOG
ZILOG DESIGNING A LOW-COST THERMAL PRINTER USING THE Z86E21 TO CONTROL THE OPERATING CURRENT ON LOW-COST THERMAL PRINTERS PROVIDES DESIGN FLEXIBILITY AND HELPS SAFEGUARD PERFORMANCE. INTRODUCTION Compact
More informationAPPLICATION NOTE. AT07216: SAM G55 Schematic Checklist. Atmel SMART SAM G55. Introduction
APPLICATION NOTE AT07216: SAM G55 Schematic Checklist Atmel SMART SAM G55 Introduction A good hardware design comes from a proper schematic. Since SAM G55 devices have a fair number of pins and functions,
More information