Real Time Software PROBLEM SETTING. Real Time Systems. Real Time Systems. Who is Who in Timed Systems. Real Time Systems

Size: px
Start display at page:

Download "Real Time Software PROBLEM SETTING. Real Time Systems. Real Time Systems. Who is Who in Timed Systems. Real Time Systems"

Transcription

1 Schedulability Analysis of Timed Systems with contributions from PROBLEM SETTING Tobias Amnell, Elena Fersma, John Håkansson, Pavel Kracal, Leonid Mokrushine, Christer Nordström, Paul Pettersson and Anders Wall 1 2 Real Time Systems Real Time Systems Application software Application software Sensors Task Task Task Task Sensors Real Time Software Task Task Task Task Scheduler (Resource management) Scheduler (Resource management) RTOS RTOS Actuators Hardware Actuators Hardware 3 4 Real Time Systems Who is Who in Timed Systems Sensors Actuators Application software? Task Task Task Task Scheduler (Resource management) RTOS Hardware Real Time Scheduling [RTSS...] Task models, Schedulability analysis Real time operating systems Automata/logic-based methods [CAV, TACAS...] (Timed) Automata, Petri Nets, Process Algebras... Modelling, Model checking... (Real-Time) Programming Languages [...] Esterel, Signal, Lustre, Ada

2 Classic Real Time Scheduling Rate-Monotonic Scheduling Periodic tasks P1 P2 Pn P1...Pn arrive at fixed rates Fixed Prioirity Order: higher frequency => higher priority Always run the task with highest priority (FPS) Schedulability can be checked by solving (or UB test): Scheduler/RTOS Ri= Bi + Ci + j HP(i) Ri/Tj *Cj If Ri <= Di for all tasks Pi, the system is schedulable well-developed techniques e.g. Rate-Monotonic Scheduling 7 8 Arrival Rates (of Tasks): Periodic In real life P1 P1 P1 P1 P time tasks may share many resources (not only CPU time) tasks may have complex control stuctures and interactions tasks may not be that regular (often non-periodic) P2 P2 P2 P time P3 P3 P3 P3 P3 P3 P3 P3 P time 9 10 Task Arrival Patterns: Timed Traces The ABB Robot Controller Precise moves x:=0 x>3 a x<4 b Welding program A B C D Commands High-level instructions Requests (3.3, a) (3.4, b), (6.5, a), (3.6, a) (3.9, b), (3.14, a) ( , b) ABB robot controller ( loc) Real time tasks A,B,C,D Read inputs from channels write output to channels Task priority order D>C>B>A (FPS) Buffer overflow/underflow, WCRT 11 12

3 Automata-Based Approaches Networks of Real-Time Components Sensors Application software Task Task Task Task State Machines e.g. Timed automata Scheduler (Resource management) RTOS b? a? c? e! f! h? g! p! s? o! Actuators Hardware Automata-based Approaches Problems to solve A controller = a set of timed automata accepting events trigger tasks Pi s P1 P8 P1 P20 A1 A2 Am P6 P2 Scheduler/RTOS Schedulability analysis: check (A1 A2... An Scheduler) satisfies K A scheduler is given e.g. FPS, RMS, EDF etc K is a requirement specifying e.g. safety Schedule synthesis: find X such that (A1 A2... An X) satisfies K How to schedule tasks/automata? Worst-case response times? OUTLINE A Model for Timed Systems [1998] Timed automata with tasks Schedulability and Decidability [TACAS 02,04] Timed automata with bounded subtraction More Efficient Algoritms [TCS 06, IC 07] Schedulability analysis using 2 clocks (similar to Rate-Monotonic Scheduling) TIMES Demo Current/Ongoing Work Implemented in the TIMES tool The MODEL (Timed Automata with Tasks) 17 18

4 Timed Automata with Tasks Tasks = Executable Programs (e.g. C, Java) Events Discrete Transitions Timing constraints Clocks / Guards / Resets Complex arrival rates Tasks Asynchronous execution WCET, Deadline Scheduling policy Precedence constraints Resource constraints Task Task (C,D) (C,D) x<3 a! x:=0 Task parameters: C: WCET D: Relative Deadline (other parameters for schedulling e.g. Priority) Task Interface: Task P { v 1 := F 1 (v 1...v n )... v n := F n (v 1...v n ) } 19 (a set of variables updated) 20 Example: periodic tasks Timed Automata with Tasks (Example) start c:=0 P C<=100 c=100 c:=0 c: clock P: task start P (1,7) Q x>10 a y:=0 (3,9) x:=0 b y<=50 f r y=>2 R (2,2) Processor 1 (event handler) Initially, P in the queue Run-to-Completion/Stablization Whenever a available and x>10, Q is put in the queue Then Whenever b available and y<=50, P is put in the queue Whenever f available, R is put in the queue. Processor 2 (task handler) Schedule and Compute tasks in the queue P P Q Q Q R Timed Automata withtasks The Execution Platform Assume a set of tasks Pr A timed automaton with tasks is a tuple:<n,n 0,T,M> <N,n 0,T> is a standard timed automaton N is a set of nodes n0 is the initial node T N x (B(C) x Act x 2 C ) x N is the set of edges C is a set of clocks Act is a set of actions B(C) is the set of clock constraints e.g. X <10 etc M: N 2 Pr is a mapping which assigns each node a set of tasks Thread 1 Task Releases A 1 A n (the plant) Task Queue P 3 P 2 P 1 P 2 Thread 3 Thread 2: Scheduling Policy 23 24

5 States/Configurations of automata A state is a triple: (m, u, q) Location (node) clock assignment (valuation) task queue Run of TAT Idle P (Idle, x=0, []) 0.1 (Idle, x=0.1, []) (RelP, x=0, [P(2,8)]) 1.5 (RelP, x=1.5, [P(0.5,6.5)]) (RelQ, x=1.5, [P(0.5,6.5),Q(2,20)]) 1.5 (RelQ, x=3, [Q(1,18.5)]) (Idle, x=3, [Q(1,18.5)]) (RelP, x=0, [P(2,8),Q(1,18.5)]) 2 (RelP, x=2, [Q(1,16.5)]) Q Sch and Run Semantics (as transition systems) Sch is a function sorting task queues according to a given scheduler e.g FPS,EDF,FIFO etc Example: EDF [ P(2, 10), Q(4, 7) ] = [Q(4, 7), P(2, 10)] Run is a function corresponding to running the first task of the queue for a given amount of time. Examples: Run(0.5, [Q(4, 7), P(2, 10)]) = [Q(3.5, 6.5), P(2, 9.5)] Run(5, [Q(4, 7), P(2, 10)]) = [P(1, 5)] States: <m,u,q> m is a location u is a clock assignment (valuation) q is a queue of tasks (ready to run) Transitions: g a r 1. (m,u,q) a (n, r(u), Sch[M(n)::q]) if m n & g(u) 2. (m,u,q) d (m, u+d, Run(d,q)) where d is a real 27 OBS: q is growing (by actions) and shrinking (by delays) 28 Zenoness = Non-Schedulability start x:=0 P x<=1 P=(2,3) SCHEDULABILITY Zeno: many P s may arrive within 1 time unit! P(2,3) P(2,3) P(2,3) P(2,3) P(2,3)... But after 2 copies, the queue will be non-schedulable 29 30

6 Schedulability of automata a state is a triple: (m, u, q) location clock assignment task queue A state is schedulable if q is schedulable An automaton is schedulable if all reachable states are 31 Schedulability of Automata Assume a scheduler Sch: A state (m,u,q) is schedulable with Sch if Sch(q)= [P 1 (c 1,d 1 )P 2 (c 2,d 2 ) P n (c n,d n )] and (c 1 + +c i )<=d i for all i<=n (i.e. all deadlines met) An automaton is schedulable with Sch if all its reachable states are schedulable An automaton is schedulable with a class of scheduling policies if it is schedulable with every Sch in the class. 32 Schedulability Analysis (Non-preemptive scheduling) FACT [1998] DECIDABILITY For Non-preemptive schedulers, the schedulability of an automaton can be checked by reachability analysis on ordinary timed automata Proof ideas (1): Size of schedulable queues is bounded The maximal number of instances of P i in a schedulable queue is bounded by Mi = Di/Ci The maximal size of schedulable queues is bounded by M1 + M2+...+Mn To code the queue/scheduler, for each task instance, use 2 clocks: c i remembers the computing time d i remembers the deadline (c i,d i ) Proof ideas (2): The scheduler as an automaton released_p2? c 2:=0 released_p1? d 1 :=0 c 2=C2 c 1 :=0 START d 2 :=0 P2 is running P2 is running P1 is running... P1=(C1,D1) P2=(C2,D2) d2>d2 d2>d2 or d1>d1 d1>d1 Error 35 36

7 The scheduler automaton Proof Ideas (3) Start Schedule c k =C k (Pk finished) S k := Running (if Dk<=Di for all i) c k:=0 d i :=0 released_pi? Pk is running d j :=0 released_pj? Modify the original automaton M: adding release! to inform the scheduler X<10 X<10 released_p i! z:=0 z:=0 P i P i M M SCHEDULER d i >D i (if Pi is released) Error 37 Check reachability of the error state for M SCHEDULER 38 How about preemptive scheduling? Decidability Result [TACAS 2002] We may try the same ideas Use clocks to remember computing times and deadlines BUT a running task may be stopped to run a more urgent task Thus we need stop-watches to remember accumulated computing times Then the schedulability problem is undecidable? FACT For Preemptive schedulers, the schedulability of an automaton can be checked by reachability analysis on Bounded Substraction Timed Automata (BSA). This is wrong!! NOTE Reachability for BSA is decidable Preemptive EDF is optimal; thus the general schedulability checking problem is decidable Timed automata with subtraction i.e. Subtraction Automata, [McManis and Varaiya, CAV94] Subtraction automata are timed automata extended with subtraction on clocks That is, in addition to reset x:=0, it is also allowed to update a clock x with X:= X-n where n is a natural number x:=0 y:=y-10 x>10 y>10 x:=x-1 41 Bounded Subtraction Automata A subtraction automaton is bounded if its clocks are non-negative and bounded with a maximal constant (or subtraction is only allowed in the bounded zone). N x u Bounded area allowed for subtraction e.g. x:=x-1 v u(x-1) v(x-1) M u~v implies u(x-1) ~ v(x-1) FACT: Location Reachability checking is decidable! y 42

8 Proof ideas (no stop but subtraction :-) Schedulability Checking as a reachability problem for Bounded Subtraction Automata released_p2? released_p1? c 2:=0 c 1:=0 c 1=C1 c 2:=c 2-C1 cm:=cm-c1 for all Pm preempted earlier P2 is running P1 is running P2 is running Model the scheduler as a subtraction automaton Do not stop the computing clock c 2 when a new task P1 is released Let c 2 for P2 (preempted) run until the task P1 (with higher priority) finishes, then perform c 2:=c 2-C1 (note: C1 is the computing time for P1) Proof ideas (clocks are bounded): released_p2? released_p1? c 1=C1 cm:=cm-c1 for all Pm preempted earlier c 2:=0 c 1:=0 c 2:=c 2-C1 P2 is running P1 is running P2 is running d2>d2 or dm>dm for any preempted Pm d1>d1 or dm>dm for any preempted Pm d2>d2 or dm>dm for any preempted Pm END of proof c 2 can never be negative. c 2 is bounded by D2. Error Schedulability analysis using DBM s Complexity y 4<= 4<= x <=7 <=7 2<= 2<= y <=4 <=4 x x:=x-4 y 0<= 0<= x <=3 <=3 2<= 2<= y <=4 <=4 x #clocks (needed) = 2 x #instances (maximal number of schedulable task instances) = 2 x Σ i Di/Ci This is a huge number in the worst case But the run-time complexity is not so bad! Subtraction on Clocks, added to DBM-library (UPPAAL) 47 48

9 It works anyway!!! WE CAN DO BETTER! [TACAS 03, TCS 06] #active tasks in the queue is normally small, and the run-time complexity is only related to #active clocks If Too many active tasks in the queue (i.e. Too many active clocks), the check will stop sooner and report non-schedulable For fixed priority scheduling strategies (FPS), we need only 2 clocks (and ordinary timed automata)! AND the analysis can be done symbolically! Main Idea The 2-CLOCK ENCODING (for fixed-priority scheduling strategies) Check the schedulability of tasks one by one according to priority order (highest priority first) This is similar to response time analysis in RMS To code the queue/scheduler, we need: Intuition of the encoding: Ri = Ci + Σ pri(pj)>pri(pi) Cj 1 integer variable for Pi: r denotes the response time as in RMS (the total computing time needed before Pi finishes) 2 clocks for Pi: c remembers the accumulated computing time (so much has been computed so far) d remembers the deadline Assume: priority(pj) > priority(pi) and Pi is analyzed Pi released: Pi finished: r:=r+ci c=r, d:=0 c<r,d=di: error!! d<=di time First release of Pj (or Pi) c:=0,r:=cj (or r:=ci) Pj released r:=r+cj When Pi finishes, r = Ri 53 54

10 The FPS scheduler : analyzing Pi The FPS scheduler : analyzing Pi (we need the boundedness) Release_j? r:=r+cj Release_j? r:=r+cj Release_j? r:=r+cj c=m c:=0 r:=r-m Release_j? r:=r+cj c=m c:=0 r:= r-m Waiting for Pi Release_i? d:=0 r:=r+ci Check Pi Waiting for Pi Release_i? d:=0 r:=r+ci Check Pi c=r c:=0,r:=cj Release_j? c=r d<=di c<r,d=di c=r c:=0,r:=cj Release_j? c=r d<=di c<r,d=di Initial Error Initial Error Note that it is not clear that c and r are bounded! 55 OBS: r-c is the only interesting info, so M can be any integer! Let M=Ci 56 c and r are bounded SUMMARY: Decidability c is bounded by M r is bounded by rmax + Ci Where rmax is the maximal value of r from previous analysis for all tasks Pj with higher priority For Non-preemptive schedulers, the problem can be solved using standard TA. For preemptive schedulers, the problem can be solved using BSA (Bounded Substraction Automata). So the scheduler is a standard TA END For fixed-priority schedulers, the problem can be solved using TA with only 2 extra clocks similar to the classic RMA technique (Rate-Monotonic Analysis) Undecidability Conclusions/Remarks Unfortunately, the problem will be undecidable if the following conditions hold together: 1. Preemptive scheduling 2. Interval computation times 3. Feedback i.e. the finishing time of tasks may influence the release times of new tasks. Unification of model-checking, real time scheduling, and synchronous programming: a unified model for timed systems (can express complex temporal and resource constraints). The first decidability result (and efficient algorithms) for preemptive scheduling in dense time models: The analysis is symbolic (using DBM s in the UPPAAL tool) Implementation: TIMES 59 60

11 T TIMES demo An Overview of TIMES Analysis System Specification System Analysis Editor Analyser Control structure Scheduler Analyser Yes, schedulable Extended Timed Automata Scheduling strategy EDF, FIXED, etc. XML Scheduler generator Uppaal Verifier Simulator Controller Synthesizer No, not schedulable Execution Trace Optimal Schedule Task parameters Table, Task Code Task Code Library Code Generator Code 61 Modeling Synthesis 62 The INPUT LANGUAGE is very much like guarded commands Tasks = Executable Programs (e.g. C, Java) OBS: guard and update may contain data variables (integer, array) guard a! update task guard, update: synchronous computation which takes no time - we adopt the synchronous hypothesis [CONCUR 04] Task Type Synchronous or Asynchronous Non-Periodic (triggered by events) or Periodic Task parameters: C, D etc C: Computing time and D: Relative Deadline other parameters for schedulling e.g. priority, period Task Interface (variables updated atomically ) Xi :=Fi(X1...Xn) Tasks may have shared variables with automata with other tasks (priority ceiling protocols) Tasks with precedence constraints task: asynchronous computation whch takes time Functionality/Features of TIMES GUI modeling: automata with asynchronous tasks editing, task library, visualization etc Simulation symbolic execution as MSC s and Gant Charts Verification all you do with UPPAAL Schedulability analysis Code Generation Code Generation in TIMES Run Time Systems Event Handler, OS interrupt processing system or Polling Task scheduler, generated from task parameters Application Tasks = threads (or processes) Already there! (written in C) Current version of TIMES support LegoOS 65 66

12 TIMES Demo 67

plant OUTLINE The Same Goal: Reliable Controllers Who is Who in Real Time Systems

plant OUTLINE The Same Goal: Reliable Controllers Who is Who in Real Time Systems OUTLINE Introduction Lecture 1: Motivation, examples, problems to solve Modeling and Verication of Timed Systems Lecture 2: Timed automata, and timed automata in UAAL Lecture 3: Symbolic verification:

More information

We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala. Networks of Real-Time Components (abstract view) Real Time Systems

We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala. Networks of Real-Time Components (abstract view) Real Time Systems Commercial!! We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala Send me a message if you are interested Wang Yi: yi@it.uu.se Schedulability Analysis of Timed Systems Wang Yi Uppsala

More information

Editor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.

Editor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer. TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,

More information

TIMES A Tool for Modelling and Implementation of Embedded Systems

TIMES A Tool for Modelling and Implementation of Embedded Systems TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.

More information

Timed Automata with Asynchronous Processes: Schedulability and Decidability

Timed Automata with Asynchronous Processes: Schedulability and Decidability Timed Automata with Asynchronous Processes: Schedulability and Decidability Elena Fersman, Paul Pettersson and Wang Yi Uppsala University, Sweden Abstract. In this paper, we exend timed automata with asynchronous

More information

A Generic Approach to Schedulability Analysis of Real-Time Tasks

A Generic Approach to Schedulability Analysis of Real-Time Tasks A Generic Approach to Schedulability Analysis of Real-Time Tasks Elena Fersman and Wang Yi Uppsala University Department of Information Technology P.O. Box 337, S-751 05 Uppsala, Sweden Email: felenaf,yig@it.uu.se

More information

2. Introduction to Software for Embedded Systems

2. Introduction to Software for Embedded Systems 2. Introduction to Software for Embedded Systems Lothar Thiele ETH Zurich, Switzerland 2-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems

More information

Overview. Sporadic tasks. Recall. Aperiodic tasks. Real-time Systems D0003E 2/26/2009. Loosening D = T. Aperiodic tasks. Response-time analysis

Overview. Sporadic tasks. Recall. Aperiodic tasks. Real-time Systems D0003E 2/26/2009. Loosening D = T. Aperiodic tasks. Response-time analysis Overview Real-time Systems D0003E Lecture 11: Priority inversion Burns/Wellings ch. 13 (except 13.12) Aperiodic tasks Response time analysis Blocking Priority inversion Priority inheritance Priority ceiling

More information

UPPAAL Tutorial. UPPAAL Family

UPPAAL Tutorial. UPPAAL Family UPPAAL Tutorial Beyond UPPAAL Alexandre David Paul Pettersson RTSS 05 Classic : real-time verification Cora: real-time scheduling Tron: online real-time testing Tiga: timed game Times: schedulability analysis

More information

A Test Case Generation Algorithm for Real-Time Systems

A Test Case Generation Algorithm for Real-Time Systems A Test Case Generation Algorithm for Real-Time Systems Anders Hessel and Paul Pettersson Department of Information Technology Uppsala University, P.O. Box 337 SE-751 05 Uppsala, Sweden {hessel,paupet}@it.uu.se

More information

Schedulability with resource sharing. Priority inheritance protocol Priority ceiling protocol Stack resource policy

Schedulability with resource sharing. Priority inheritance protocol Priority ceiling protocol Stack resource policy Schedulability with resource sharing Priority inheritance protocol Priority ceiling protocol Stack resource policy 1 Lecture overview We have discussed the occurrence of unbounded priority inversion We

More information

Timed Automata From Theory to Implementation

Timed Automata From Theory to Implementation Timed Automata From Theory to Implementation Patricia Bouyer LSV CNRS & ENS de Cachan France Chennai january 2003 Timed Automata From Theory to Implementation p.1 Roadmap Timed automata, decidability issues

More information

CS4514 Real Time Scheduling

CS4514 Real Time Scheduling CS4514 Real Time Scheduling Jose M. Garrido Fall 2015 Department of Computer Science 1 Periodic Tasks Typical real-time application has many tasks that need to be executed periodically Reading sensor data

More information

An Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati

An Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati An Introduction to UPPAAL Purandar Bhaduri Dept. of CSE IIT Guwahati Email: pbhaduri@iitg.ernet.in OUTLINE Introduction Timed Automata UPPAAL Example: Train Gate Example: Task Scheduling Introduction UPPAAL:

More information

Efficient Synthesis of Production Schedules by Optimization of Timed Automata

Efficient Synthesis of Production Schedules by Optimization of Timed Automata Efficient Synthesis of Production Schedules by Optimization of Timed Automata Inga Krause Institute of Automatic Control Engineering Technische Universität München inga.krause@mytum.de Joint Advanced Student

More information

Programming Languages for Real-Time Systems. LS 12, TU Dortmund

Programming Languages for Real-Time Systems. LS 12, TU Dortmund Programming Languages for Real-Time Systems Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20 June 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 41 References Slides are based on Prof. Wang Yi, Prof.

More information

Introduction to Embedded Systems

Introduction to Embedded Systems Introduction to Embedded Systems Sanjit A. Seshia UC Berkeley EECS 9/9A Fall 0 008-0: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved. Chapter : Operating Systems, Microkernels,

More information

Simplified design flow for embedded systems

Simplified design flow for embedded systems Simplified design flow for embedded systems 2005/12/02-1- Reuse of standard software components Knowledge from previous designs to be made available in the form of intellectual property (IP, for SW & HW).

More information

want turn==me wait req2==0

want turn==me wait req2==0 Uppaal2k: Small Tutorial Λ 16 October 2002 1 Introduction This document is intended to be used by new comers to Uppaal and verification. Students or engineers with little background in formal methods should

More information

Real-Time and Concurrent Programming Lecture 6 (F6): Scheduling and bounded response times

Real-Time and Concurrent Programming Lecture 6 (F6): Scheduling and bounded response times http://cs.lth.se/eda040 Real-Time and Concurrent Programming Lecture 6 (F6): Scheduling and bounded response times Klas Nilsson 2015-10-06 http://cs.lth.se/eda040 F6: Scheduling and bounded response times

More information

Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking

Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking Zonghua Gu Department of Computer Science, Hong Kong University of Science and Technology Abstract. Real-time embedded systems

More information

Real-time operating systems and scheduling

Real-time operating systems and scheduling Real-time operating systems and scheduling Problem 21 Consider a real-time operating system (OS) that has a built-in preemptive scheduler. Each task has a unique priority and the lower the priority id,

More information

Microkernel/OS and Real-Time Scheduling

Microkernel/OS and Real-Time Scheduling Chapter 12 Microkernel/OS and Real-Time Scheduling Hongwei Zhang http://www.cs.wayne.edu/~hzhang/ Ack.: this lecture is prepared in part based on slides of Lee, Sangiovanni-Vincentelli, Seshia. Outline

More information

Overview of Timed Automata and UPPAAL

Overview of Timed Automata and UPPAAL Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed

More information

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph:

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph: System Design&Methodologies Fö - 1 System Design&Methodologies Fö - 2 Petri Nets 1. Basic Petri Net Model 2. Properties and Analysis of Petri Nets 3. Extended Petri Net Models Petri Nets Systems are specified

More information

Verification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction

Verification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Termination Verification Otions Verification

More information

Modeling and Verification of Networkon-Chip using Constrained-DEVS

Modeling and Verification of Networkon-Chip using Constrained-DEVS Modeling and Verification of Networkon-Chip using Constrained-DEVS Soroosh Gholami Hessam S. Sarjoughian School of Computing, Informatics, and Decision Systems Engineering Arizona Center for Integrative

More information

An Analysis Tool for UML Models with SPT Annotations

An Analysis Tool for UML Models with SPT Annotations An Analysis Tool for UML Models with SPT Annotations John Håkansson, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University Department of Information Technology P.O. Box 337, SE-75 05 Uppsala,

More information

The UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN

The UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The UPPAAL Model Checker Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The aim of this presentation Introduce the basic concepts of model checking from a practical perspective Describe

More information

Model checking pushdown systems

Model checking pushdown systems Model checking pushdown systems R. Ramanujam Institute of Mathematical Sciences, Chennai jam@imsc.res.in Update Meeting, IIT-Guwahati, 4 July 2006 p. 1 Sources of unboundedness Data manipulation: integers,

More information

PROF. TAJANA SIMUNIC ROSING. Final Exam. Problem Max. Points Points 1 25 T/F 2 10 Esterel 3 20 Petri net 4 20 SDF 5 20 EDF/RM 6 20 LS/power Total 115

PROF. TAJANA SIMUNIC ROSING. Final Exam. Problem Max. Points Points 1 25 T/F 2 10 Esterel 3 20 Petri net 4 20 SDF 5 20 EDF/RM 6 20 LS/power Total 115 CSE 237A WINTER 2012 PROF. TAJANA SIMUNIC ROSING Final Exam NAME: ID: Problem Max. Points Points 1 25 T/F 2 10 Esterel 3 20 Petri net 4 20 SDF 5 20 EDF/RM 6 20 LS/power Total 115 INSTRUCTIONS: 1. Please

More information

M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification

M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification Systematic Implementation of Real-Time Models M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification Model-based Development for Controllers Make a model of the environment

More information

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics

More information

Real-Time Garbage Collection Panel JTRES 2007

Real-Time Garbage Collection Panel JTRES 2007 Real-Time Garbage Collection Panel JTRES 2007 Bertrand Delsart, Sun Sean Foley, IBM Kelvin Nilsen, Aonix Sven Robertz, Lund Univ Fridtjof Siebert, aicas Feedback from our customers Is it fast enough to

More information

Property-Preservation Synthesis for Unified Controland Data-Oriented Models

Property-Preservation Synthesis for Unified Controland Data-Oriented Models Property-Preservation Synthesis for Unified Controland Data-Oriented Models Oana Florescu, Jeroen Voeten, Henk Corporaal Information and Communication Systems Group, Faculty of Electrical Engineering Eindhoven

More information

Modular Petri Net Processor for Embedded Systems

Modular Petri Net Processor for Embedded Systems Modular Petri Net Processor for Embedded Systems Orlando Micolini 1, Emiliano N. Daniele, Luis O. Ventre Laboratorio de Arquitectura de Computadoras (LAC) FCEFyN Universidad Nacional de Córdoba orlando.micolini@unc.edu.ar,

More information

PROCESS SCHEDULING II. CS124 Operating Systems Fall , Lecture 13

PROCESS SCHEDULING II. CS124 Operating Systems Fall , Lecture 13 PROCESS SCHEDULING II CS124 Operating Systems Fall 2017-2018, Lecture 13 2 Real-Time Systems Increasingly common to have systems with real-time scheduling requirements Real-time systems are driven by specific

More information

Announcements. Program #1. Reading. Due 2/15 at 5:00 pm. Finish scheduling Process Synchronization: Chapter 6 (8 th Ed) or Chapter 7 (6 th Ed)

Announcements. Program #1. Reading. Due 2/15 at 5:00 pm. Finish scheduling Process Synchronization: Chapter 6 (8 th Ed) or Chapter 7 (6 th Ed) Announcements Program #1 Due 2/15 at 5:00 pm Reading Finish scheduling Process Synchronization: Chapter 6 (8 th Ed) or Chapter 7 (6 th Ed) 1 Scheduling criteria Per processor, or system oriented CPU utilization

More information

Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata

Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata PhD Dissertation Yusi Ramadian Advisor : Luigi Palopoli Co advisor : Alessandro Cimatti 1 Real Time System Applications

More information

Course Syllabus. Operating Systems

Course Syllabus. Operating Systems Course Syllabus. Introduction - History; Views; Concepts; Structure 2. Process Management - Processes; State + Resources; Threads; Unix implementation of Processes 3. Scheduling Paradigms; Unix; Modeling

More information

Subject Name: OPERATING SYSTEMS. Subject Code: 10EC65. Prepared By: Kala H S and Remya R. Department: ECE. Date:

Subject Name: OPERATING SYSTEMS. Subject Code: 10EC65. Prepared By: Kala H S and Remya R. Department: ECE. Date: Subject Name: OPERATING SYSTEMS Subject Code: 10EC65 Prepared By: Kala H S and Remya R Department: ECE Date: Unit 7 SCHEDULING TOPICS TO BE COVERED Preliminaries Non-preemptive scheduling policies Preemptive

More information

-- the Timing Problem & Possible Solutions

-- the Timing Problem & Possible Solutions ARTIST Summer School in Europe 2010 Autrans (near Grenoble), France September 5-10, 2010 Towards Real-Time Applications on Multicore -- the Timing Problem & Possible Solutions Wang Yi Uppsala University,

More information

What s an Operating System? Real-Time Operating Systems. Cyclic Executive. Do I Need One? Handling an Interrupt. Interrupts

What s an Operating System? Real-Time Operating Systems. Cyclic Executive. Do I Need One? Handling an Interrupt. Interrupts What s an Operating System? Real-Time Operating Systems Provides environment for executing programs Prof. Stephen A. Edwards Process abstraction for multitasking/concurrency Scheduling Hardware abstraction

More information

Off-line (Optimal) Multiprocessor Scheduling of Dependent Periodic Tasks

Off-line (Optimal) Multiprocessor Scheduling of Dependent Periodic Tasks Off-line (Optimal) Multiprocessor Scheduling of Dependent Periodic Tasks Julie Barot, Frédéric Boniol, Mikel Cordovilla, Eric Noulard, Claire Pagetti ONERA, Toulouse, France SAC 2012 March, 27th 2012 1

More information

OPERATING SYSTEMS CS3502 Spring Processor Scheduling. Chapter 5

OPERATING SYSTEMS CS3502 Spring Processor Scheduling. Chapter 5 OPERATING SYSTEMS CS3502 Spring 2018 Processor Scheduling Chapter 5 Goals of Processor Scheduling Scheduling is the sharing of the CPU among the processes in the ready queue The critical activities are:

More information

Concurrent activities in daily life. Real world exposed programs. Scheduling of programs. Tasks in engine system. Engine system

Concurrent activities in daily life. Real world exposed programs. Scheduling of programs. Tasks in engine system. Engine system Real world exposed programs Programs written to interact with the real world, outside the computer Programs handle input and output of data in pace matching the real world processes Necessitates ability

More information

Multimedia Systems 2011/2012

Multimedia Systems 2011/2012 Multimedia Systems 2011/2012 System Architecture Prof. Dr. Paul Müller University of Kaiserslautern Department of Computer Science Integrated Communication Systems ICSY http://www.icsy.de Sitemap 2 Hardware

More information

CSE 237A Timing and scheduling. Tajana Simunic Rosing Department of Computer Science and Engineering University of California, San Diego.

CSE 237A Timing and scheduling. Tajana Simunic Rosing Department of Computer Science and Engineering University of California, San Diego. CSE 237A Timing and scheduling Department of Computer Science and Engineering University of California, San Diego. 1 Where we are now n What we covered thus far: Introduction to design process and models

More information

Implementing Scheduling Algorithms. Real-Time and Embedded Systems (M) Lecture 9

Implementing Scheduling Algorithms. Real-Time and Embedded Systems (M) Lecture 9 Implementing Scheduling Algorithms Real-Time and Embedded Systems (M) Lecture 9 Lecture Outline Implementing real time systems Key concepts and constraints System architectures: Cyclic executive Microkernel

More information

Operating System Concepts Ch. 5: Scheduling

Operating System Concepts Ch. 5: Scheduling Operating System Concepts Ch. 5: Scheduling Silberschatz, Galvin & Gagne Scheduling In a multi-programmed system, multiple processes may be loaded into memory at the same time. We need a procedure, or

More information

Resource Access Protocols

Resource Access Protocols The Blocking Problem Resource Access Protocols Now we remove the assumption that tasks are independent, sharing resources, t interacting The main problem: priority inversion igh priority tasks are blocked

More information

Timed Automata: Semantics, Algorithms and Tools

Timed Automata: Semantics, Algorithms and Tools Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University Email: {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related

More information

MODEL-BASED DESIGN OF CODE FOR PLC CONTROLLERS

MODEL-BASED DESIGN OF CODE FOR PLC CONTROLLERS Krzysztof Sacha Warsaw University of Technology, Nowowiejska 15/19, 00-665 Warszawa, Poland k.sacha@ia.pw.edu.pl Keywords: Abstract: Automatic program generation, Model verification, Finite state machine,

More information

Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems

Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of

More information

Department of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW

Department of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW Department of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW 2 SO FAR talked about in-kernel building blocks: threads memory IPC drivers

More information

From synchronous models to distributed, asynchronous architectures

From synchronous models to distributed, asynchronous architectures From synchronous models to distributed, asynchronous architectures Stavros Tripakis Joint work with Claudio Pinello, Cadence Alberto Sangiovanni-Vincentelli, UC Berkeley Albert Benveniste, IRISA (France)

More information

Reference Model and Scheduling Policies for Real-Time Systems

Reference Model and Scheduling Policies for Real-Time Systems ESG Seminar p.1/42 Reference Model and Scheduling Policies for Real-Time Systems Mayank Agarwal and Ankit Mathur Dept. of Computer Science and Engineering, Indian Institute of Technology Delhi ESG Seminar

More information

Model-based Analysis of Event-driven Distributed Real-time Embedded Systems

Model-based Analysis of Event-driven Distributed Real-time Embedded Systems Model-based Analysis of Event-driven Distributed Real-time Embedded Systems Gabor Madl Committee Chancellor s Professor Nikil Dutt (Chair) Professor Tony Givargis Professor Ian Harris University of California,

More information

VERIFICATION OF GIOTTO BASED EMBEDDED CONTROL SYSTEMS

VERIFICATION OF GIOTTO BASED EMBEDDED CONTROL SYSTEMS Nordic Journal of Computing VERIFICATION OF GIOTTO BASED EMBEDDED CONTROL SYSTEMS RAJIV KUMAR PODDAR PURANDAR BHADURI Department of Computer Science and Engineering Indian Institute of Technology Guwahati,

More information

Fachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts

Fachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts 2.3 Timed Automata and Real-Time Statecharts Develop a BOOK RATING APP and win awesome prizes! The creators of the best submissions will be invited to an exclusive party in February

More information

Outline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04

Outline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04 Outline Petri nets Introduction Examples Properties Analysis techniques 1 Petri Nets (PNs) Model introduced by C.A. Petri in 1962 Ph.D. Thesis: Communication with Automata Applications: distributed computing,

More information

UNIT -3 PROCESS AND OPERATING SYSTEMS 2marks 1. Define Process? Process is a computational unit that processes on a CPU under the control of a scheduling kernel of an OS. It has a process structure, called

More information

UPPAAL. Verification Engine, Options & Patterns. Alexandre David

UPPAAL. Verification Engine, Options & Patterns. Alexandre David UPPAAL Verification Engine, Options & Patterns Alexandre David 1.2.05 Outline UPPAAL Modelling Language Specification Language UPPAAL Verification Engine Symbolic exploration algorithm Zones & DBMs Verification

More information

Embedded Software Engineering

Embedded Software Engineering Embedded Software Engineering 3 Unit Course, Spring 2002 EECS Department, UC Berkeley Christoph Kirsch www.eecs.berkeley.edu/~fresco/giotto/course-2002 It s significant $4 billion development effort >

More information

Automatic synthesis of switching controllers for linear hybrid systems: Reachability control

Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Massimo Benerecetti and Marco Faella Università di Napoli Federico II, Italy Abstract. We consider the problem

More information

CPU Scheduling. Daniel Mosse. (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013)

CPU Scheduling. Daniel Mosse. (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013) CPU Scheduling Daniel Mosse (Most slides are from Sherif Khattab and Silberschatz, Galvin and Gagne 2013) Basic Concepts Maximum CPU utilization obtained with multiprogramming CPU I/O Burst Cycle Process

More information

Embedded Software Programming

Embedded Software Programming Embedded Software Programming Computer Science & Engineering Department Arizona State University Tempe, AZ 85287 Dr. Yann-Hang Lee yhlee@asu.edu (480) 727-7507 Event and Time-Driven Threads taskspawn (name,

More information

A Modeling Framework for Schedulability Analysis of Distributed Avionics Systems. Pujie Han MARS/VPT Thessaloniki, 20 April 2018

A Modeling Framework for Schedulability Analysis of Distributed Avionics Systems. Pujie Han MARS/VPT Thessaloniki, 20 April 2018 A Modeling Framework for Schedulability Analysis of Distributed Avionics Systems Pujie Han MARS/VPT Thessaloniki, 20 April 2018 Index Background Approach Modeling Case study Index Background Approach Modeling

More information

Lecture 12: An Overview of Scheduling Theory

Lecture 12: An Overview of Scheduling Theory Lecture 12: An Overview of Scheduling Theory [RTCS Ch 8] Introduction Execution Time Estimation Basic Scheduling Approaches Static Cyclic Scheduling Fixed Priority Scheduling Rate Monotonic Analysis Earliest

More information

Modeling and Analysis of Networked Embedded Systems using UPPAAL. Ezio Bartocci

Modeling and Analysis of Networked Embedded Systems using UPPAAL. Ezio Bartocci Modeling and Analysis of Networked Embedded Systems using UPPAAL Ezio Bartocci Overview Timed Automata in UPPAAL UPPAAL modeling language Declara5ons in UPPAAL Templates in UPPAAL Urgent Channels Broadcast

More information

CS4514 Real-Time Systems and Modeling

CS4514 Real-Time Systems and Modeling CS4514 Real-Time Systems and Modeling Fall 2015 José M. Garrido Department of Computer Science College of Computing and Software Engineering Kennesaw State University Real-Time Systems RTS are computer

More information

Capita Selecta: Software engineering for automotive systems

Capita Selecta: Software engineering for automotive systems Capita Selecta: Software engineering for automotive systems Objective Architecture Description Languages: o Students understand the purpose of an ADL. o Students can use a specific ADL for automotive systems.

More information

Modeling and Analysis of Real -Time Systems with Mutex Components

Modeling and Analysis of Real -Time Systems with Mutex Components Modeling and Analysis of Real -Time Systems with Mutex Components APDCM Guoqiang Li, Xiaojuan Cai,Shoji Yuen 2 BASICS, Shanghai Jiao Tong University 2 Graduate School of Information Science, Nagoya University

More information

IN4343 Real-Time Systems

IN4343 Real-Time Systems IN4343 Real-Time Systems Koen Langendoen, TA (TBD) 2017-2018 Delft University of Technology Challenge the future Course outline Real-time systems Lectures theory instruction Exam Reinder Bril TU/e Practicum

More information

CS370 Operating Systems

CS370 Operating Systems CS370 Operating Systems Colorado State University Yashwant K Malaiya Spring 2018 Lecture 8 Threads and Scheduling Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 FAQ How many threads

More information

AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel. Alexander Züpke, Marc Bommert, Daniel Lohmann

AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel. Alexander Züpke, Marc Bommert, Daniel Lohmann AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel Alexander Züpke, Marc Bommert, Daniel Lohmann alexander.zuepke@hs-rm.de, marc.bommert@hs-rm.de, lohmann@cs.fau.de Motivation Automotive and Avionic industry

More information

EMERALDS: a small-memory real-time microkernel

EMERALDS: a small-memory real-time microkernel EMERALDS: a small-memory real-time microkernel By Khawar M. Zuberi, Padmanabhan Pillai, and Kang G. Shin 4/28/2005 CMSC 691S Real-Time Systems 1 Outline Introduction Requirements EMERALDS Overview CSD

More information

Titolo presentazione. Scheduling. sottotitolo A.Y Milano, XX mese 20XX ACSO Tutoring MSc Eng. Michele Zanella

Titolo presentazione. Scheduling. sottotitolo A.Y Milano, XX mese 20XX ACSO Tutoring MSc Eng. Michele Zanella Titolo presentazione Scheduling sottotitolo A.Y. 2017-18 Milano, XX mese 20XX ACSO Tutoring MSc Eng. Michele Zanella Process Scheduling Goals: Multiprogramming: having some process running at all times,

More information

Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models

Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University

More information

Hardware Support for Priority Inheritance

Hardware Support for Priority Inheritance Hardware Support for Priority Inheritance Bilge. S. Akgul +, Vincent J. Mooney +, Henrik Thane* and Pramote Kuacharoen + + Center for Research on mbedded Systems and Technology (CRST) + School of lectrical

More information

Multimedia-Systems. Operating Systems. Prof. Dr.-Ing. Ralf Steinmetz Prof. Dr. rer. nat. Max Mühlhäuser Prof. Dr.-Ing. Wolfgang Effelsberg

Multimedia-Systems. Operating Systems. Prof. Dr.-Ing. Ralf Steinmetz Prof. Dr. rer. nat. Max Mühlhäuser Prof. Dr.-Ing. Wolfgang Effelsberg Multimedia-Systems Operating Systems Prof. Dr.-Ing. Ralf Steinmetz Prof. Dr. rer. nat. Max Mühlhäuser Prof. Dr.-Ing. Wolfgang Effelsberg WE: University of Mannheim, Dept. of Computer Science Praktische

More information

Multiprocessor and Real- Time Scheduling. Chapter 10

Multiprocessor and Real- Time Scheduling. Chapter 10 Multiprocessor and Real- Time Scheduling Chapter 10 Classifications of Multiprocessor Loosely coupled multiprocessor each processor has its own memory and I/O channels Functionally specialized processors

More information

Statistical Model Checking in UPPAAL

Statistical Model Checking in UPPAAL Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS

More information

6.1 Motivation. Fixed Priorities. 6.2 Context Switch. Real-time is about predictability, i.e. guarantees. Real-Time Systems

6.1 Motivation. Fixed Priorities. 6.2 Context Switch. Real-time is about predictability, i.e. guarantees. Real-Time Systems Real-Time Systems Summer term 2017 6.1 Motivation 6.1 Motivation Real-Time Systems 6 th Chapter Practical Considerations Jafar Akhundov, M.Sc. Professur Betriebssysteme Real-time is about predictability,

More information

Petri Nets ee249 Fall 2000

Petri Nets ee249 Fall 2000 Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow

More information

Implementation Synthesis of Embedded Software under Operating Systems Supporting the Hybrid Scheduling Model

Implementation Synthesis of Embedded Software under Operating Systems Supporting the Hybrid Scheduling Model Implementation Synthesis of Embedded Software under Operating Systems Supporting the Hybrid Scheduling Model Zhigang Gao 1, Zhaohui Wu 1, and Hong Li 1 1 College of Computer Science, Zhejiang University

More information

Announcements. Program #1. Program #0. Reading. Is due at 9:00 AM on Thursday. Re-grade requests are due by Monday at 11:59:59 PM.

Announcements. Program #1. Program #0. Reading. Is due at 9:00 AM on Thursday. Re-grade requests are due by Monday at 11:59:59 PM. Program #1 Announcements Is due at 9:00 AM on Thursday Program #0 Re-grade requests are due by Monday at 11:59:59 PM Reading Chapter 6 1 CPU Scheduling Manage CPU to achieve several objectives: maximize

More information

Verification of Real-Time Systems Resource Sharing

Verification of Real-Time Systems Resource Sharing Verification of Real-Time Systems Resource Sharing Jan Reineke Advanced Lecture, Summer 2015 Resource Sharing So far, we have assumed sets of independent tasks. However, tasks may share resources to communicate

More information

DISTRIBUTED REAL-TIME SYSTEMS

DISTRIBUTED REAL-TIME SYSTEMS Distributed Systems Fö 11/12-1 Distributed Systems Fö 11/12-2 DISTRIBUTED REAL-TIME SYSTEMS What is a Real-Time System? 1. What is a Real-Time System? 2. Distributed Real Time Systems 3. Predictability

More information

Learning Outcomes. Scheduling. Is scheduling important? What is Scheduling? Application Behaviour. Is scheduling important?

Learning Outcomes. Scheduling. Is scheduling important? What is Scheduling? Application Behaviour. Is scheduling important? Learning Outcomes Scheduling Understand the role of the scheduler, and how its behaviour influences the performance of the system. Know the difference between I/O-bound and CPU-bound tasks, and how they

More information

Hybrid System Modeling: Operational Semantics Issues

Hybrid System Modeling: Operational Semantics Issues Hybrid System Modeling: Operational Semantics Issues Edward A. Lee Professor UC Berkeley OMG Technical Meeting Feb. 4, 2004 Anaheim, CA, USA Special thanks to Jie Liu, Xiaojun Liu, Steve Neuendorffer,

More information

Exam Review TexPoint fonts used in EMF.

Exam Review TexPoint fonts used in EMF. Exam Review Generics Definitions: hard & soft real-time Task/message classification based on criticality and invocation behavior Why special performance measures for RTES? What s deadline and where is

More information

Copyright Notice. COMP9242 Advanced Operating Systems S2/2014 Week 9: Real-Time Systems. Real-Time System: Definition

Copyright Notice. COMP9242 Advanced Operating Systems S2/2014 Week 9: Real-Time Systems. Real-Time System: Definition Copyright Notice These slides are distributed under the Creative Commons Attribution.0 License COMP94 Advanced Operating Systems S/014 Week 9: Real- Systems @GernotHeiser You are free: to share to copy,

More information

Partitioned Scheduling of P-FRP in Symmetric Homogenous Multiprocessors *

Partitioned Scheduling of P-FRP in Symmetric Homogenous Multiprocessors * Partitioned Scheduling of P-FRP in Symmetric Homogenous Multiprocessors * Chaitanya Belwal, Albert M.K. Cheng Computer Science Department University of Houston Houston, TX, 77, USA http://www.cs.uh.edu

More information

Automated Formal Methods for Embedded Systems

Automated Formal Methods for Embedded Systems Automated Formal Methods for Embedded Systems Bernd Finkbeiner Universität des Saarlandes Reactive Systems Group 2011/02/03 Bernd Finkbeiner (UdS) Embedded Systems 2011/02/03 1 / 48 Automated Formal Methods

More information

Lecture: Embedded Software Architectures

Lecture: Embedded Software Architectures Lecture: Embedded Software Architectures Jan Vitek ECE/CS Spring 2011 Reading List 2 Mandatory Reading Chapter 5 of ECS textbook Optional Reading - N/A Software Architecture 3 A software architecture gives

More information

Chapter -5 QUALITY OF SERVICE (QOS) PLATFORM DESIGN FOR REAL TIME MULTIMEDIA APPLICATIONS

Chapter -5 QUALITY OF SERVICE (QOS) PLATFORM DESIGN FOR REAL TIME MULTIMEDIA APPLICATIONS Chapter -5 QUALITY OF SERVICE (QOS) PLATFORM DESIGN FOR REAL TIME MULTIMEDIA APPLICATIONS Chapter 5 QUALITY OF SERVICE (QOS) PLATFORM DESIGN FOR REAL TIME MULTIMEDIA APPLICATIONS 5.1 Introduction For successful

More information

Under-Approximation Refinement for Timed Automata

Under-Approximation Refinement for Timed Automata Under-Approximation Refinement for Timed Automata Bachelor s thesis Natural Science Faculty of the University of Basel Department of Mathematics and Computer Science Artificial Intelligence http://ai.cs.unibas.ch/

More information

Formal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems

Formal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems Formal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems Arne Hamann, Corporate Research, Robert Bosch GmbH Joint work with: Matthias Wöhrle (Bosch), Goran Frehse (Université

More information

Statistical Model Checking in UPPAAL

Statistical Model Checking in UPPAAL Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Marius Mikucionis Axel Legay, Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS

More information