Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs

Size: px
Start display at page:

Download "Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs"

Transcription

1 Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs Anan Bouakaz Pascal Fradet Alain Girault Real-Time and Embedded Technology and Applications Symposium, Vienna April 14th, 2016

2 Outline Introduction 1 Introduction Application model Scheduling policy Symbolic analysis 2 Preliminary results 3 Graph A p q B 4 Generalization to acyclic graphs 5 Experiments 6 Conclusion 1 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

3 Introduction Data-flow models of computation Application model Stream-processing applications are found in many embedded systems video codecs, software defined radio,... computationally intensive strict quality-of-service requirements low energy consumption more and more these applications run on many-core platforms Data-flow models of computation are good at: Expressing task-level parallelism Achieving efficient implementation Guaranteeing performances at compile time: throughput: stream oriented applications latency: automatic control oriented applications buffer sizes: all embedded applications 2 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

4 Introduction Application model Acyclic Synchronous Data-FLow (SDF) graphs [Lee and Messerschmitt, Proc. 1987] rate actor edge A B C t A =15 t B =8 t C =17 execution time 3 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

5 Introduction Application model Acyclic Synchronous Data-FLow (SDF) graphs [Lee and Messerschmitt, Proc. 1987] A B C z A 3 = z B 2 z B 1 = z C 3 System of Balance Equations Consistent SDF graph G: this system has a non-null solution Repetition vector of G: z = [A 4, B 6, C 2 ] Iteration = firing sequence that returns G to its initial state [ ] [ ] [ ] [ ] 0 A 4 12 B 6 0 C Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

6 Scheduling policy Introduction Scheduling policy As Soon As Possible (ASAP) [Sriram and Bhattacharyya 2000] No auto-concurrency auto-concurrency Modeling Techniques buffer size A B z = [2, 3] A B t A =15 t B = Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

7 Scheduling policy Introduction Scheduling policy As Soon As Possible (ASAP) [Sriram and Bhattacharyya 2000] No auto-concurrency auto-concurrency Modeling Techniques buffer size A B z = [2, 3] A B t A =15 t B =8 3 2 transient phase steady state A B Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

8 Scheduling policy Introduction Scheduling policy Definition: Multi-iteration latency of graph G: L G (n) = the finish time of the n th iteration. A B L G (1) L G (2) 5 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

9 Scheduling policy Introduction Scheduling policy Definition: Input-output latency of graph G: l G (n) = the duration between the start and ending of the n th iteration. A B l G (1) l G (2) 5 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

10 Scheduling policy Introduction Scheduling policy Definition: Period of graph G: L G (n) P G = the average length of an iteration = lim n n Definition: Throughput of graph G: T G = 1 P G A B P G 5 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs P G

11 Introduction Maximal Cycle Mean (MCM) Scheduling policy Definition: Load of actor A: The load of an actor A is equal to z A t A. Definition: Maximum Cycle Mean (MCM): The CM of a cycle C is the sum of execution times of the actors in C divided by the number of initial tokens in the channels. MCM(G) = max C G CM(C) Property: Maximum throughput of an HSDF graph G: T G = 1 MCM(G) 6 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

12 Symbolic analysis Introduction Symbolic analysis parametric dataflow graph partially specified SDF graph SDF graph instantiation numerical SDF graph numerical analysis NP-complete for HSDF results 7 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

13 Symbolic analysis Introduction Symbolic analysis parametric dataflow graph partially specified SDF graph SDF graph symbolic numerical symbolic analysis symbolic formulas instantiation SDF graph symbolic evaluation numerical evaluation numerical analysis NP-complete for HSDF results 7 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

14 Outline Preliminary results 1 Introduction 2 Preliminary results Maximal throughput Duality theorem 3 Graph A p q B 4 Generalization to acyclic graphs 5 Experiments 6 Conclusion 8 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

15 Maximal throughput Preliminary results Maximal throughput Property The (minimal) period of an acyclic SDF graph G = (V, E) is equal to P G = max A V {z At A } 9 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

16 Maximal throughput Preliminary results Maximal throughput Property The (minimal) period of an acyclic SDF graph G = (V, E) is equal to P G = max A V {z At A } Proof. Using SDF-to-HSDF transformation and the MCM. A 1 B A B t A =10 t B =12 z = [3, 2] SDF-to-HSDF A 2 A 3 B 2 9 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

17 Duality theorem Preliminary results Duality theorem Definition: The dual of an SDF graph G: G 1 is obtained by reversing all edges of G. Duality theorem: Let G be any (cyclic or not) live graph and G 1 be its dual, then T G = T G 1 i. L G (i) = L G 1(i). and A B t A = t B =12 G A B L G (n)=l G 1(n) G 1 A B Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

18 Duality theorem Preliminary results Duality theorem Definition: The dual of an SDF graph G: G 1 is obtained by reversing all edges of G. Duality theorem: Let G be any (cyclic or not) live graph and G 1 be its dual, then T G = T G 1 i. L G (i) = L G 1(i). and Proof: Using SDF-to-HSDF transformation + unfolding: A 1 A 1 B 1 B 1 HSDF(G) A 2 A 2 HSDF(G 1 ) B 2 B 2 A 3 A 3 10 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

19 Outline Graph A p q B 1 Introduction 2 Preliminary results 3 Graph A p q B Enabling patterns Minimum buffer size 4 Generalization to acyclic graphs 5 Experiments 6 Conclusion 11 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

20 Graph A p q B Preliminaries about graph A B p q Four parameters: p, q N + and t A, t B R +. Repetition vector: [ ] q z A = gcd(p, q), zb = p gcd(p, q) ASAP period: P G = max(z A t A, z B t B ). Problem statement What is θ A,B the min. size of channel A B s.t. the ASAP execution achieves the max. throughput? Solution p + q gcd(p, q) < θ A,B 2(p + q gcd(p, q)) Proof: 18 cases in total: p, q 6 cases; t A, t B 3 cases 12 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

21 Enabling patterns Graph A p q B Enabling patterns A time-independent analytic and parametric characterization of the data-dependency A B that covers one iteration. Example: Graph A 8 5 B with t A = 20 and t B = 7 enabling point A 1 A 2 A 3 A 4 A B 1 B 2 B 3 B 4 B 5 B 6 B 7 B 8 A B A B 2 A B A B 2 A B 2 A i B j i firings of A enables j firings of B. Unfolded pattern: A B; A B 2 ; A B; A B 2 ; A B 2 13 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

22 Enabling patterns Graph A p q B Enabling patterns Unfolded pattern: A B; A B 2 ; A B; A B 2 ; A B 2 }{{}}{{} block block 14 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

23 Enabling patterns Graph A p q B Enabling patterns Unfolded pattern: Factorized pattern: A B; A B 2 ; A B; A B 2 ; A B 2 }{{}}{{} block block [ A B; [A B 2 ] f i] i=1 2 with f1 = 1, f 2 = 2 14 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

24 Enabling patterns Graph A p q B Enabling patterns Unfolded pattern: Factorized pattern: General case: A B; A B 2 ; A B; A B 2 ; A B 2 }{{}}{{} block block [ A B; [A B 2 ] f i] i=1 2 with f1 = 1, f 2 = 2 with p = kq + r and α j = [ A B k ; [A B k+1] α j ] j=1 q r gcd(p,q) jr q r (j 1)r q r 14 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

25 Enabling patterns Graph A p q B Enabling patterns Case A. p q Let p = kq + r with 0 r < q Case A.1. r = 0 Case A.2. q 2r A B k [ A B k ; [ A B k+1] α j ] j=1 q r gcd(p,q) Case A.3. q > 2r [ [A B k ] β j ; A B k+1 ] j=1 r gcd(p,q) jr (j 1)r α j = q r q r β j = jq r (j 1)q r 1 Case B. p < q Let q = kp + r with 0 r < p Case B.1. r = 0 A k B Case B.2. p 2r [ A k+1 B; [ A k B ] γ j ] j=1 r gcd(p,q) Case B.3. p < 2r γ j = [ [A k+1 B ] λ j ; A k B] j=1 p r gcd(p,q) jp r (j 1)p r 1 λ j = jr p r (j 1)r p r 15 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

26 Graph A p q B Minimum buffer size Min. buffer size θ A,B : Case 1: load of A load of B: z A t A z B t B Recall that P G = max(z A t A, z B t B ) To reach maximal throughput, A must fire consecutively δ j = minimum number of tokens in the backward edge s.t. A j occurs immediately after A j 1 θ A,B = max δ j j θ A,B 8 5 t A =20 A B t B =7 8 5 δ j : p 2p 3p q 4p 3q 5p 4q 6p 6q A B A B A B 2 A B A B 2 A B 2 16 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

27 Graph A p q B Minimum buffer size Min. buffer size θ A,B : Case 1: load of A load of B: z A t A z B t B Case 1.I. All newly enabled firings of B complete their execution before the next enabling point. Graph A 8 5 B, t A = 20, t B = 7 A B A B A B 2 A B A B 2 A B 2 Case A. p q θ A,B = 2p + q gcd(p, q) Case B. p < q θ A,B = p + q gcd(p, q) + tb p t A 17 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

28 Graph A p q B Minimum buffer size Min. buffer size θ A,B : Case 1: load of A load of B: z A t A z B t B Case 1.II. All enabled firings of B during one block complete their execution before the next block. Graph A 8 5 B, t A = 13, t B = 7 block block A A B A B 2 A B A B 2 A B 2 A B A B 2 B Case A. p q Case B. p < q Let r = t A kt B tb r θ A,B = 2p + q gcd(p, q) + r r Let r = t B kt A r θ A,B = p+2q gcd(p, q)+ (p r) t A r 18 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

29 Graph A p q B Minimum buffer size Min. buffer size θ A,B : Case 1: load of A load of B: z A t A z B t B Case 1.III. General case. Graph A 8 5 B, t A = 23, t B = 14 catch-up sequence catch-up sequence (2 blocks) A B A :B A :B 2 A :B A :B 2 A :B 2 Key elements of the solution: The maximum of δ j occurs inside the longest catch-up sequence. The finish-before relation inside a catch-up sequence follows the enabling pattern of graph A t A t B. B 19 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

30 Graph A p q B Minimum buffer size Min. buffer size θ A,B : Case 2: load of A < load of B: z A t A < z B t B To reach maximal throughput, B must fire consecutively in the steady state Graph A 8 5 B, t A = 14, t B = 10, θ A,B = 22 A B Using the duality theorem, the minimum buffer size of A B p q is equal to that of B A. q p θ A,B = θ B,A 20 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

31 Outline Generalization to acyclic graphs 1 Introduction 2 Preliminary results 3 Graph A p q B 4 Generalization to acyclic graphs Safe upper bounds Improvements 5 Experiments 6 Conclusion 21 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

32 Generalization to acyclic graphs Safe upper bounds for Θ A,B (1) Safe upper bounds Property: Let G be a graph with no directed cycle: If A B p q G, Θ A,B 2(p + q gcd(p, q)), then the ASAP execution of G achieves the max. throughput. Proof for chains: 1. For chain G = {A 1 p 1 q 1 A2 A n }, construct chain G s.t. t Ai is considered to be P G /z Ai (i.e., all actors impose the same load). 2. Graphs G and G have the same maximal throughput. 3. sizes 2(p i + q i gcd(p i, q i ) allow all actors to fire consecutively in G = maximal throughput. 4. Reducing the execution times of actors in G to their original values will never decrease the throughput. 22 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

33 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Safe upper bounds The previous property does not hold for general acyclic graphs. Counterexample: t A =4 A 4 1 t B =3 3 3 B C 3 3 t C = D t D =8 z = [6, 8, 2, 3] buffer sizes: A B : 12 B D : 20 A C : 6 C D : 8 A B C D 23 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

34 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Safe upper bounds The previous property does not hold for general acyclic graphs. Counterexample: t B = B 8 t A =4 A D t D =8 z = [6, 8, 2, 3] 1 C t C =12 Problem: The chain A C D influences A B D Solution: Increase the size of some channels to cut the influence. 23 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

35 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Safe upper bounds Step 1. linearization of A B D A B 24 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

36 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Step 1. linearization of A B D A B Safe upper bounds B u i. f B u(i) = qt A p i + ( t A + t B gcd(p,q) p t A ) 24 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

37 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Safe upper bounds Step 1. linearization of A B D A B D x = 16 B u D u 24 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

38 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Safe upper bounds Step 1. linearization of A B D A B B u D x = 16 D u Step 2. linearization of A C D A C D y = 28 D u 24 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

39 Generalization to acyclic graphs Safe upper bounds for Θ A,B (2) Safe upper bounds Step 1. linearization of A B D A B B u D x = 16 D u Step 2. linearization of A C D A C D y = 28 D u Step 3. Combination of the two linear chains: Increase the size of B D p q by y x t B p = 12 so that actor B can fire consecutively during the extra-delay y x. 24 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

40 Improvements (1) Generalization to acyclic graphs Improvements Definition: Load monotone chain: The chain A 1 A n is load-monotone if and only if ( i. z Ai t Ai z Ai+1 t Ai+1 ) ( i. z Ai t Ai z Ai+1 t Ai+1 ) Property A monotone chain A 1 A n where the size of each buffer A i A i+1 is at least θ Ai,A i+1 achieves its maximal throughput. The property holds for non monotone chains made of an ascending sub-chain followed by a descending one (i.e., form ). The property does not hold for an arbitrary order. Solution = next slide. 25 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

41 Improvements (2) Generalization to acyclic graphs Improvements Solution. transform any chain into the form by using retiming: 1. Increase the execution times of some actors (without exceeding the maximum load P G ). 2. Compute the buffer sizes θ Ai,A i Restore the original execution times. 26 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

42 Improvements (2) Generalization to acyclic graphs Improvements Solution. transform any chain into the form by using retiming: 1. Increase the execution times of some actors (without exceeding the maximum load P G ). 2. Compute the buffer sizes θ Ai,A i Restore the original execution times. A 4 5 B 4 2 C 3 4 D 1 3 E 4 2 F 5 5 G 1 2 H 3 2 I 2 2 J 5 2 K t Ai : Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

43 Improvements (2) Generalization to acyclic graphs Improvements Solution. transform any chain into the form by using retiming: 1. Increase the execution times of some actors (without exceeding the maximum load P G ). 2. Compute the buffer sizes θ Ai,A i Restore the original execution times. load A 4 5 B 4 2 C 3 4 D 1 3 E 4 2 F 5 5 G 1 2 H 3 2 I 2 2 J 5 2 K t Ai : Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

44 Improvements (2) Generalization to acyclic graphs Improvements Solution. transform any chain into the form by using retiming: 1. Increase the execution times of some actors (without exceeding the maximum load P G ). 2. Compute the buffer sizes θ Ai,A i Restore the original execution times. load A 4 5 B 4 2 C 3 4 D 1 3 E 4 2 F 5 5 G 1 2 H 3 2 I 2 2 J 5 2 K t Ai : Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

45 Outline Experiments 1 Introduction 2 Preliminary results 3 Graph A p q B 4 Generalization to acyclic graphs 5 Experiments 6 Conclusion 27 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

46 Experiments Heuristic vs. upper bounds 2 million randomly generated chains: 10 actors, p, q [1, 20] and t X [1, 200] Compute the ratio of the total buffers sizes (heuristic) to the sum of the lower bounds, p + q gcd(p, q) Improvement of 20% 28 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

47 Experiments Heuristic vs. exact (1) 10 thousand randomly generated chains: 4 actors, rates in [1, 10] and times in [1, 100]. Compute the ratios of the total buffers sizes (heuristic, exact) to the sum of the lower bounds. Overhead of only 25% 29 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

48 Experiments Heuristic vs. exact (1) 5 real applications from the SDF 3 benchmarks the StreamIt benchmarks. graph # actors A z A Upper bound Optimal size Heuristic (a) modem (b) sample con (c) H.263 dec (d) FFT (e) TDE Loads: (a) (b) (c) (d) (e) 30 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

49 Outline Conclusion 1 Introduction 2 Preliminary results 3 Graph A p q B 4 Generalization to acyclic graphs 5 Experiments 6 Conclusion 31 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

50 Related work Conclusion [Geilen 2011] and [Skelin et al. 2014]: (max, +) algebra to compute the token timestamp vector with the eigenvalue of the transition matrix = Requires the ceiling operator to be simplified [Ghamarian et al. 2008]: parametric throughput analysis for SDF graphs with bounded parametric execution times of actors but constant rates = Parameter space divided into a set of convex polyhedra (throughput regions), each with a throughput expression [Damavandpeyma et al. 2012]: Extension to scenario-aware dataflow (SADF) [Bodin et al. 2013]: lower bounds of the maximum throughput to compute strictly periodic schedules instead of ASAP schedules = Can handle some cyclic graphs, but usually our linearization methods provide better results 32 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

51 Conclusion Conclusion We presented: An exact analytic solution of the (p, q, t A, t B ) problem using enabling patterns. A safe generalization to acyclic graphs using linearization and retiming. We didn t present: Still to solve: Symbolic latency computation of acyclic dataflow graphs Symbolic analysis of cyclic dataflow graphs 33 Bouakaz, Fradet and Girault Symbolic Buffer Sizing of Dataflow Graphs

Reliable Embedded Multimedia Systems?

Reliable Embedded Multimedia Systems? 2 Overview Reliable Embedded Multimedia Systems? Twan Basten Joint work with Marc Geilen, AmirHossein Ghamarian, Hamid Shojaei, Sander Stuijk, Bart Theelen, and others Embedded Multi-media Analysis of

More information

Fundamental Algorithms for System Modeling, Analysis, and Optimization

Fundamental Algorithms for System Modeling, Analysis, and Optimization Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis, Edward A. Lee UC Berkeley EECS 144/244 Fall 2014 Copyright 2014, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis

More information

STATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS

STATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS STATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS Sukumar Reddy Anapalli Krishna Chaithanya Chakilam Timothy W. O Neil Dept. of Computer Science Dept. of Computer Science Dept. of Computer Science The

More information

Synchronous dataflow scenarios

Synchronous dataflow scenarios Synchronous dataflow scenarios Geilen, M.C.W. Published in: ACM Transactions on Embedded Computing Systems DOI: 10.1145/1880050.1880052 Published: 01/01/2010 Document Version Accepted manuscript including

More information

Modelling, Analysis and Scheduling with Dataflow Models

Modelling, Analysis and Scheduling with Dataflow Models technische universiteit eindhoven Modelling, Analysis and Scheduling with Dataflow Models Marc Geilen, Bart Theelen, Twan Basten, Sander Stuijk, AmirHossein Ghamarian, Jeroen Voeten Eindhoven University

More information

Reliable Dynamic Embedded Data Processing Systems

Reliable Dynamic Embedded Data Processing Systems 2 Embedded Data Processing Systems Reliable Dynamic Embedded Data Processing Systems sony Twan Basten thales Joint work with Marc Geilen, AmirHossein Ghamarian, Hamid Shojaei, Sander Stuijk, Bart Theelen,

More information

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Dataflow Lecture: SDF, Kahn Process Networks Stavros Tripakis University of California, Berkeley Stavros Tripakis: EECS

More information

Modelling and simulation of guaranteed throughput channels of a hard real-time multiprocessor system

Modelling and simulation of guaranteed throughput channels of a hard real-time multiprocessor system Modelling and simulation of guaranteed throughput channels of a hard real-time multiprocessor system A.J.M. Moonen Information and Communication Systems Department of Electrical Engineering Eindhoven University

More information

Overview of Dataflow Languages. Waheed Ahmad

Overview of Dataflow Languages. Waheed Ahmad Overview of Dataflow Languages Waheed Ahmad w.ahmad@utwente.nl The purpose of models is not to fit the data but to sharpen the questions. Samuel Karlins 11 th R.A Fisher Memorial Lecture Royal Society

More information

Multicore DSP Software Synthesis using Partial Expansion of Dataflow Graphs

Multicore DSP Software Synthesis using Partial Expansion of Dataflow Graphs Multicore DSP Software Synthesis using Partial Expansion of Dataflow Graphs George F. Zaki, William Plishker, Shuvra S. Bhattacharyya University of Maryland, College Park, MD, USA & Frank Fruth Texas Instruments

More information

Unit 2: High-Level Synthesis

Unit 2: High-Level Synthesis Course contents Unit 2: High-Level Synthesis Hardware modeling Data flow Scheduling/allocation/assignment Reading Chapter 11 Unit 2 1 High-Level Synthesis (HLS) Hardware-description language (HDL) synthesis

More information

Dataflow Processing. A.R. Hurson Computer Science Department Missouri Science & Technology

Dataflow Processing. A.R. Hurson Computer Science Department Missouri Science & Technology A.R. Hurson Computer Science Department Missouri Science & Technology hurson@mst.edu 1 Control Flow Computation Operands are accessed by their addresses. Shared memory cells are the means by which data

More information

Multithreaded Simulation for Synchronous Dataflow Graphs

Multithreaded Simulation for Synchronous Dataflow Graphs Multithreaded Simulation for Synchronous Dataflow Graphs CHIA-JUI HSU and JOSÉ LUISPINO, Agilent Technologies, Inc. SHUVRA S. BHATTACHARYYA, University of Maryland, College Park For system simulation,

More information

Dynamic Response Time Optimization for SDF Graphs

Dynamic Response Time Optimization for SDF Graphs Dynamic Response Time Optimization for SDF Graphs Dirk Ziegenbein, Jan Uerpmann, Rolf Ernst TU Braunschweig ziegenbein, uerpmann, ernst @ida.ing.tu-bs.de Abstract Synchronous Data Flow (SDF) is a well-known

More information

Energy-Aware Scheduling for Acyclic Synchronous Data Flows on Multiprocessors

Energy-Aware Scheduling for Acyclic Synchronous Data Flows on Multiprocessors Journal of Interconnection Networks c World Scientific Publishing Company Energy-Aware Scheduling for Acyclic Synchronous Data Flows on Multiprocessors DAWEI LI and JIE WU Department of Computer and Information

More information

Tight Temporal Bounds for Dataflow Applications Mapped onto Shared Resources

Tight Temporal Bounds for Dataflow Applications Mapped onto Shared Resources Tight Temporal Bounds for Dataflow Applications Mapped onto Shared Resources Hadi Alizadeh Ara, Marc Geilen, Twan Basten, Amir Behrouzian, Martijn Hendriks and Dip Goswami Eindhoven University of Technology,

More information

A Many-Core Machine Model for Designing Algorithms with Minimum Parallelism Overheads

A Many-Core Machine Model for Designing Algorithms with Minimum Parallelism Overheads A Many-Core Machine Model for Designing Algorithms with Minimum Parallelism Overheads Sardar Anisul Haque Marc Moreno Maza Ning Xie University of Western Ontario, Canada IBM CASCON, November 4, 2014 ardar

More information

Advanced Operations Research Techniques IE316. Quiz 1 Review. Dr. Ted Ralphs

Advanced Operations Research Techniques IE316. Quiz 1 Review. Dr. Ted Ralphs Advanced Operations Research Techniques IE316 Quiz 1 Review Dr. Ted Ralphs IE316 Quiz 1 Review 1 Reading for The Quiz Material covered in detail in lecture. 1.1, 1.4, 2.1-2.6, 3.1-3.3, 3.5 Background material

More information

Buffer Minimization in Pipelined SDF Scheduling on Multi-Core Platforms

Buffer Minimization in Pipelined SDF Scheduling on Multi-Core Platforms Buffer Minimization in Pipelined SDF Scheduling on Multi-Core Platforms Yuankai Chen and Hai Zhou Electrical Engineering and Computer Science, Northwestern University, U.S.A. Abstract With the increasing

More information

Static Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams

Static Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams Presented at 28th Asilomar Conference on Signals, Systems, and Computers November, 994 Static Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams Joseph T.

More information

Buffer Sizing to Reduce Interference and Increase Throughput of Real-Time Stream Processing Applications

Buffer Sizing to Reduce Interference and Increase Throughput of Real-Time Stream Processing Applications Buffer Sizing to Reduce Interference and Increase Throughput of Real-Time Stream Processing Applications Philip S. Wilmanns Stefan J. Geuns philip.wilmanns@utwente.nl stefan.geuns@utwente.nl University

More information

10. Network dimensioning

10. Network dimensioning Partly based on slide material by Samuli Aalto and Jorma Virtamo ELEC-C7210 Modeling and analysis of communication networks 1 Contents Introduction Parameters: topology, routing and traffic Dimensioning

More information

Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis

Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis Matin Hashemi Soheil Ghiasi Laboratory for Embedded and Programmable Systems http://leps.ece.ucdavis.edu Department of

More information

ABSTRACT PERFORMANCE ANALYSIS OF POLYMORPHOUS COMPUTING ARCHITECTURES. Degree and year: Master of Science, 2001

ABSTRACT PERFORMANCE ANALYSIS OF POLYMORPHOUS COMPUTING ARCHITECTURES. Degree and year: Master of Science, 2001 ABSTRACT Title of Thesis: PERFORMANCE ANALYSIS OF POLYMORPHOUS COMPUTING ARCHITECTURES Degree Candidate: Sumit Lohani Degree and year: Master of Science, 2001 Thesis directed by: Dr. Shuvra S. Bhattacharyya

More information

Compositionality in Synchronous Data Flow: Modular Code Generation from Hierarchical SDF Graphs

Compositionality in Synchronous Data Flow: Modular Code Generation from Hierarchical SDF Graphs Compositionality in Synchronous Data Flow: Modular Code Generation from Hierarchical SDF Graphs Stavros Tripakis Dai Bui Marc Geilen Bert Rodiers Edward A. Lee Electrical Engineering and Computer Sciences

More information

Software Synthesis Trade-offs in Dataflow Representations of DSP Applications

Software Synthesis Trade-offs in Dataflow Representations of DSP Applications in Dataflow Representations of DSP Applications Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies University of Maryland, College Park

More information

Constructing self-dual chiral polytopes

Constructing self-dual chiral polytopes Constructing self-dual chiral polytopes Gabe Cunningham Northeastern University, Boston, MA October 25, 2011 Definition of an abstract polytope Let P be a ranked poset, whose elements we call faces. Then

More information

HETEROGENEOUS MULTIPROCESSOR MAPPING FOR REAL-TIME STREAMING SYSTEMS

HETEROGENEOUS MULTIPROCESSOR MAPPING FOR REAL-TIME STREAMING SYSTEMS HETEROGENEOUS MULTIPROCESSOR MAPPING FOR REAL-TIME STREAMING SYSTEMS Jing Lin, Akshaya Srivasta, Prof. Andreas Gerstlauer, and Prof. Brian L. Evans Department of Electrical and Computer Engineering The

More information

Computational Models for Concurrent Streaming Applications

Computational Models for Concurrent Streaming Applications 2 Computational Models for Concurrent Streaming Applications The challenges of today Twan Basten Based on joint work with Marc Geilen, Sander Stuijk, and many others Department of Electrical Engineering

More information

Main application of SDF: DSP hardware modeling

Main application of SDF: DSP hardware modeling EE 144/244: Fundamental lgorithms for System Modeling, nalysis, and Optimization Fall 2014 Dataflow Timed SDF, Throughput nalysis Stavros Tripakis University of California, erkeley Stavros Tripakis (UC

More information

Extensions of Daedalus Todor Stefanov

Extensions of Daedalus Todor Stefanov Extensions of Daedalus Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Overview of Extensions in Daedalus DSE limited to

More information

Predictable Embedded Multiprocessor System Design

Predictable Embedded Multiprocessor System Design Predictable Embedded Multiprocessor System Design Marco Bekooij, Orlando Moreira, Peter Poplavko, Bart Mesman, Milan Pastrnak, Jef van Meerbergen Philips Research Prof. Holstlaan 4 Eindhoven, The Netherlands

More information

A Schedulability-Preserving Transformation Scheme from Boolean- Controlled Dataflow Networks to Petri Nets

A Schedulability-Preserving Transformation Scheme from Boolean- Controlled Dataflow Networks to Petri Nets Schedulability-Preserving ransformation Scheme from oolean- ontrolled Dataflow Networks to Petri Nets ong Liu Edward. Lee University of alifornia at erkeley erkeley,, 94720, US {congliu,eal}@eecs. berkeley.edu

More information

VHDL for Synthesis. Course Description. Course Duration. Goals

VHDL for Synthesis. Course Description. Course Duration. Goals VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes

More information

Dynamic Dataflow. Seminar on embedded systems

Dynamic Dataflow. Seminar on embedded systems Dynamic Dataflow Seminar on embedded systems Dataflow Dataflow programming, Dataflow architecture Dataflow Models of Computation Computation is divided into nodes that can be executed concurrently Dataflow

More information

Parameterized Modeling and Scheduling for Dataflow Graphs 1

Parameterized Modeling and Scheduling for Dataflow Graphs 1 Technical Report #UMIACS-TR-99-73, Institute for Advanced Computer Studies, University of Maryland at College Park, December 2, 999 Parameterized Modeling and Scheduling for Dataflow Graphs Bishnupriya

More information

Data Flow Graph Partitioning Schemes

Data Flow Graph Partitioning Schemes Data Flow Graph Partitioning Schemes Avanti Nadgir and Harshal Haridas Department of Computer Science and Engineering, The Pennsylvania State University, University Park, Pennsylvania 16802 Abstract: The

More information

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,

More information

LOOPED SCHEDULES FOR DATAFLOW DESCRIPTIONS OF MULTIRATE SIGNAL PROCESSING ALGORITHMS 1 ABSTRACT

LOOPED SCHEDULES FOR DATAFLOW DESCRIPTIONS OF MULTIRATE SIGNAL PROCESSING ALGORITHMS 1 ABSTRACT LOOPED SCHEDULES FOR DATAFLOW DESCRIPTIONS OF MULTIRATE SIGNAL PROCESSING ALGORITHMS Shuvra S. Bhattacharyya Edward A. Lee Department of Electrical Engineering and Computer Sciences University of California

More information

ROTATION SCHEDULING ON SYNCHRONOUS DATA FLOW GRAPHS. A Thesis Presented to The Graduate Faculty of The University of Akron

ROTATION SCHEDULING ON SYNCHRONOUS DATA FLOW GRAPHS. A Thesis Presented to The Graduate Faculty of The University of Akron ROTATION SCHEDULING ON SYNCHRONOUS DATA FLOW GRAPHS A Thesis Presented to The Graduate Faculty of The University of Akron In Partial Fulfillment of the Requirements for the Degree Master of Science Rama

More information

Efficient Static Buffering to Guarantee Throughput-Optimal FPGA Implementation of Synchronous Dataflow Graphs

Efficient Static Buffering to Guarantee Throughput-Optimal FPGA Implementation of Synchronous Dataflow Graphs In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, Simulation, pages 136-143, 2010. Efficient Static Buffering to Guarantee hroughput-optimal FPGA Implementation

More information

Process-Variation-Aware Mapping of Best-Effort and Real-Time Streaming Applications to MPSoCs

Process-Variation-Aware Mapping of Best-Effort and Real-Time Streaming Applications to MPSoCs Process-Variation-Aware Mapping of Best-Effort and Real-Time Streaming Applications to MPSoCs DAVIT MIRZOYAN, Delft University of Technology BENNY AKESSON and KEES GOOSSENS, Eindhoven University of Technology

More information

Contention-conscious Transaction Ordering in Embedded Multiprocessors Systems 1. Abstract

Contention-conscious Transaction Ordering in Embedded Multiprocessors Systems 1. Abstract 7HFKQLFDO 5HSRUW 8,$&675,QVWLWXWH IRU $GYDQFHG &RPSXWHU 6WXGLHV 8QLYHUVLW\ RI DU\ODQG DW &ROOHJH DUN DUFK Contention-conscious Transaction Ordering in Embedded Multiprocessors Systems Mukul Khandelia,

More information

High-Level Synthesis (HLS)

High-Level Synthesis (HLS) Course contents Unit 11: High-Level Synthesis Hardware modeling Data flow Scheduling/allocation/assignment Reading Chapter 11 Unit 11 1 High-Level Synthesis (HLS) Hardware-description language (HDL) synthesis

More information

Rate-Optimal Unfolding of Balanced Synchronous Data-Flow Graphs

Rate-Optimal Unfolding of Balanced Synchronous Data-Flow Graphs Rate-Optimal Unfolding of Balanced Synchronous Data-Flow Graphs Timothy W. O Neil Dept. of Computer Science, The University of Akron, Akron OH 44325 USA toneil@uakron.edu Abstract Many common iterative

More information

MAXIMAL FLOW THROUGH A NETWORK

MAXIMAL FLOW THROUGH A NETWORK MAXIMAL FLOW THROUGH A NETWORK L. R. FORD, JR. AND D. R. FULKERSON Introduction. The problem discussed in this paper was formulated by T. Harris as follows: "Consider a rail network connecting two cities

More information

Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis

Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis Matin Hashemi, Soheil Ghiasi Electrical and Computer Engineering University of California, Davis CA 95616, USA {hashemi,ghiasi}

More information

Block Crossings in Storyline Visualizations

Block Crossings in Storyline Visualizations Block Crossings in Storyline Visualizations Thomas van Dijk, Martin Fink, Norbert Fischer, Fabian Lipp, Peter Markfelder, Alexander Ravsky, Subhash Suri, and Alexander Wolff 3/15 3/15 block crossing 3/15

More information

Cover Page. The handle holds various files of this Leiden University dissertation.

Cover Page. The handle   holds various files of this Leiden University dissertation. Cover Page The handle http://hdl.handle.net/1887/22911 holds various files of this Leiden University dissertation. Author: Haastregt, Sven Joseph Johannes van Title: Estimation and optimization of the

More information

Hierarchical FSMs with Multiple CMs

Hierarchical FSMs with Multiple CMs Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung

More information

Embedded Systems 8. Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines

Embedded Systems 8. Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines Embedded Systems 8 - - Dataflow modeling Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines processes (activities that transform data from one

More information

Process-Variation Aware Mapping of Real-Time Streaming Applications to MPSoCs for Improved Yield

Process-Variation Aware Mapping of Real-Time Streaming Applications to MPSoCs for Improved Yield Process-Variation Aware Mapping of Real-Time Streaming Applications to MPSoCs for Improved Yield Davit Mirzoyan 1, Benny Akesson 2, Kees Goossens 2 1 Delft University of Technology, 2 Eindhoven University

More information

Lecture 19. Software Pipelining. I. Example of DoAll Loops. I. Introduction. II. Problem Formulation. III. Algorithm.

Lecture 19. Software Pipelining. I. Example of DoAll Loops. I. Introduction. II. Problem Formulation. III. Algorithm. Lecture 19 Software Pipelining I. Introduction II. Problem Formulation III. Algorithm I. Example of DoAll Loops Machine: Per clock: 1 read, 1 write, 1 (2-stage) arithmetic op, with hardware loop op and

More information

Network Design for QoS under IEEE ( Zigbee ) CSMA/CA for Internet of Things Applications

Network Design for QoS under IEEE ( Zigbee ) CSMA/CA for Internet of Things Applications Network Design for QoS under IEEE 802.15.4 ( Zigbee ) CSMA/CA for Internet of Things Applications EECS Symposium Abhijit Bhattacharya Advisor: Prof. Anurag Kumar Dept. of ECE, IISc, Bangalore April 28,

More information

CMPSCI 311: Introduction to Algorithms Practice Final Exam

CMPSCI 311: Introduction to Algorithms Practice Final Exam CMPSCI 311: Introduction to Algorithms Practice Final Exam Name: ID: Instructions: Answer the questions directly on the exam pages. Show all your work for each question. Providing more detail including

More information

Parallel Algorithms. 6/12/2012 6:42 PM gdeepak.com 1

Parallel Algorithms. 6/12/2012 6:42 PM gdeepak.com 1 Parallel Algorithms 1 Deliverables Parallel Programming Paradigm Matrix Multiplication Merge Sort 2 Introduction It involves using the power of multiple processors in parallel to increase the performance

More information

Teleport Messaging for. Distributed Stream Programs

Teleport Messaging for. Distributed Stream Programs Teleport Messaging for 1 Distributed Stream Programs William Thies, Michal Karczmarek, Janis Sermulins, Rodric Rabbah and Saman Amarasinghe Massachusetts Institute of Technology PPoPP 2005 http://cag.lcs.mit.edu/streamit

More information

Lecture 4: Synchronous Data Flow Graphs - HJ94 goal: Skiing down a mountain

Lecture 4: Synchronous Data Flow Graphs - HJ94 goal: Skiing down a mountain Lecture 4: Synchronous ata Flow Graphs - I. Verbauwhede, 05-06 K.U.Leuven HJ94 goal: Skiing down a mountain SPW, Matlab, C pipelining, unrolling Specification Algorithm Transformations loop merging, compaction

More information

Petri Nets ee249 Fall 2000

Petri Nets ee249 Fall 2000 Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow

More information

Design of a Dynamic Data-Driven System for Multispectral Video Processing

Design of a Dynamic Data-Driven System for Multispectral Video Processing Design of a Dynamic Data-Driven System for Multispectral Video Processing Shuvra S. Bhattacharyya University of Maryland at College Park ssb@umd.edu With contributions from H. Li, K. Sudusinghe, Y. Liu,

More information

Lagrangian Relaxation: An overview

Lagrangian Relaxation: An overview Discrete Math for Bioinformatics WS 11/12:, by A. Bockmayr/K. Reinert, 22. Januar 2013, 13:27 4001 Lagrangian Relaxation: An overview Sources for this lecture: D. Bertsimas and J. Tsitsiklis: Introduction

More information

Signature Amortization Using Multiple Connected Chains

Signature Amortization Using Multiple Connected Chains Signature Amortization Using Multiple Connected Chains Qusai Abuein 1 and Susumu Shibusawa 2 1 Graduate School of Science and Engineering 2 Department of Computer and Information Sciences Ibaraki University,

More information

FILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS. Waqas Akram, Cirrus Logic Inc., Austin, Texas

FILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS. Waqas Akram, Cirrus Logic Inc., Austin, Texas FILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS Waqas Akram, Cirrus Logic Inc., Austin, Texas Abstract: This project is concerned with finding ways to synthesize hardware-efficient digital filters given

More information

CSE 417 Network Flows (pt 4) Min Cost Flows

CSE 417 Network Flows (pt 4) Min Cost Flows CSE 417 Network Flows (pt 4) Min Cost Flows Reminders > HW6 is due Monday Review of last three lectures > Defined the maximum flow problem find the feasible flow of maximum value flow is feasible if it

More information

CHAPTER 5 PROPAGATION DELAY

CHAPTER 5 PROPAGATION DELAY 98 CHAPTER 5 PROPAGATION DELAY Underwater wireless sensor networks deployed of sensor nodes with sensing, forwarding and processing abilities that operate in underwater. In this environment brought challenges,

More information

SCHEDULING II Giovanni De Micheli Stanford University

SCHEDULING II Giovanni De Micheli Stanford University SCHEDULING II Giovanni De Micheli Stanford University Scheduling under resource constraints Simplified models: Hu's algorithm. Heuristic algorithms: List scheduling. Force-directed scheduling. Hu's algorithm

More information

HIGH-LEVEL SYNTHESIS

HIGH-LEVEL SYNTHESIS HIGH-LEVEL SYNTHESIS Page 1 HIGH-LEVEL SYNTHESIS High-level synthesis: the automatic addition of structural information to a design described by an algorithm. BEHAVIORAL D. STRUCTURAL D. Systems Algorithms

More information

Minimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking

Minimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking Minimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking Marc Geilen, Twan Basten and Sander Stuijk Eindhoven University of Technology, Department of Electrical Engineering {m.c.w.geilen,a.a.basten,s.stuijk}@tue.nl

More information

Lecture 19: Convex Non-Smooth Optimization. April 2, 2007

Lecture 19: Convex Non-Smooth Optimization. April 2, 2007 : Convex Non-Smooth Optimization April 2, 2007 Outline Lecture 19 Convex non-smooth problems Examples Subgradients and subdifferentials Subgradient properties Operations with subgradients and subdifferentials

More information

7. The Gauss-Bonnet theorem

7. The Gauss-Bonnet theorem 7. The Gauss-Bonnet theorem 7.1 Hyperbolic polygons In Euclidean geometry, an n-sided polygon is a subset of the Euclidean plane bounded by n straight lines. Thus the edges of a Euclidean polygon are formed

More information

CSE 417 Network Flows (pt 3) Modeling with Min Cuts

CSE 417 Network Flows (pt 3) Modeling with Min Cuts CSE 417 Network Flows (pt 3) Modeling with Min Cuts Reminders > HW6 is due on Friday start early bug fixed on line 33 of OptimalLineup.java: > change true to false Review of last two lectures > Defined

More information

EE213A - EE298-2 Lecture 8

EE213A - EE298-2 Lecture 8 EE3A - EE98- Lecture 8 Synchronous ata Flow Ingrid Verbauwhede epartment of Electrical Engineering University of California Los Angeles ingrid@ee.ucla.edu EE3A, Spring 000, Ingrid Verbauwhede, UCLA - Lecture

More information

A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms

A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms Shuoxin Lin, Yanzhou Liu, William Plishker, Shuvra Bhattacharyya Maryland DSPCAD Research Group Department of

More information

Efficient AND/OR Search Algorithms for Exact MAP Inference Task over Graphical Models

Efficient AND/OR Search Algorithms for Exact MAP Inference Task over Graphical Models Efficient AND/OR Search Algorithms for Exact MAP Inference Task over Graphical Models Akihiro Kishimoto IBM Research, Ireland Joint work with Radu Marinescu and Adi Botea Outline 1 Background 2 RBFAOO

More information

EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata. Chang-Ching Wu 10/9/2007

EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata. Chang-Ching Wu 10/9/2007 EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata Chang-Ching Wu 10/9/2007 What are Petri Nets A graphical & modeling tool. Describe systems that are concurrent, asynchronous,

More information

Towards Translating FSM-SADF to Timed Automata

Towards Translating FSM-SADF to Timed Automata Towards Translating FSM-SADF to Timed Automata Mladen Skelin Department of Engineering Cybernetics, Norwegian University of Science and Technology mladen.skelin@itk.ntnu.no Erik Ramsgaard Wognsen, Mads

More information

A Comparison of Mixed-Integer Programming Models for Non-Convex Piecewise Linear Cost Minimization Problems

A Comparison of Mixed-Integer Programming Models for Non-Convex Piecewise Linear Cost Minimization Problems A Comparison of Mixed-Integer Programming Models for Non-Convex Piecewise Linear Cost Minimization Problems Keely L. Croxton Fisher College of Business The Ohio State University Bernard Gendron Département

More information

A Framework for Space and Time Efficient Scheduling of Parallelism

A Framework for Space and Time Efficient Scheduling of Parallelism A Framework for Space and Time Efficient Scheduling of Parallelism Girija J. Narlikar Guy E. Blelloch December 996 CMU-CS-96-97 School of Computer Science Carnegie Mellon University Pittsburgh, PA 523

More information

[6] E. A. Lee and D. G. Messerschmitt, Static Scheduling of Synchronous Dataflow Programs for Digital Signal Processing, IEEE Trans.

[6] E. A. Lee and D. G. Messerschmitt, Static Scheduling of Synchronous Dataflow Programs for Digital Signal Processing, IEEE Trans. [6] E A Lee and G Messerschmitt, Static Scheduling of Synchronous ataflow Programs for igital Signal Processing, IEEE Trans on Computers, February, 1987 [7] E A Lee, and S Ha, Scheduling Strategies for

More information

From Routing to Traffic Engineering

From Routing to Traffic Engineering 1 From Routing to Traffic Engineering Robert Soulé Advanced Networking Fall 2016 2 In the beginning B Goal: pair-wise connectivity (get packets from A to B) Approach: configure static rules in routers

More information

Orchestrating Safe Streaming Computations with Precise Control

Orchestrating Safe Streaming Computations with Precise Control Orchestrating Safe Streaming Computations with Precise Control Peng Li, Kunal Agrawal, Jeremy Buhler, Roger D. Chamberlain Department of Computer Science and Engineering Washington University in St. Louis

More information

Worst-case Performance Analysis of Synchronous Dataflow Scenarios

Worst-case Performance Analysis of Synchronous Dataflow Scenarios Worst-case Performance Analysis of Synchronous Dataflow Scenarios ABSTRACT Marc Geilen Eindhoven University of Technology P.O. Box 5 Den Dolech Eindhoven, The Netherlands m.c.w.geilen@tue.nl Synchronous

More information

Lecture 3: Totally Unimodularity and Network Flows

Lecture 3: Totally Unimodularity and Network Flows Lecture 3: Totally Unimodularity and Network Flows (3 units) Outline Properties of Easy Problems Totally Unimodular Matrix Minimum Cost Network Flows Dijkstra Algorithm for Shortest Path Problem Ford-Fulkerson

More information

CS 598CSC: Approximation Algorithms Lecture date: March 2, 2011 Instructor: Chandra Chekuri

CS 598CSC: Approximation Algorithms Lecture date: March 2, 2011 Instructor: Chandra Chekuri CS 598CSC: Approximation Algorithms Lecture date: March, 011 Instructor: Chandra Chekuri Scribe: CC Local search is a powerful and widely used heuristic method (with various extensions). In this lecture

More information

Deadline Guaranteed Service for Multi- Tenant Cloud Storage Guoxin Liu and Haiying Shen

Deadline Guaranteed Service for Multi- Tenant Cloud Storage Guoxin Liu and Haiying Shen Deadline Guaranteed Service for Multi- Tenant Cloud Storage Guoxin Liu and Haiying Shen Presenter: Haiying Shen Associate professor *Department of Electrical and Computer Engineering, Clemson University,

More information

Complexity results for throughput and latency optimization of replicated and data-parallel workflows

Complexity results for throughput and latency optimization of replicated and data-parallel workflows Complexity results for throughput and latency optimization of replicated and data-parallel workflows Anne Benoit and Yves Robert GRAAL team, LIP École Normale Supérieure de Lyon June 2007 Anne.Benoit@ens-lyon.fr

More information

Convexization in Markov Chain Monte Carlo

Convexization in Markov Chain Monte Carlo in Markov Chain Monte Carlo 1 IBM T. J. Watson Yorktown Heights, NY 2 Department of Aerospace Engineering Technion, Israel August 23, 2011 Problem Statement MCMC processes in general are governed by non

More information

JOINT MINIMIZATION OF CODE AND DATA FOR SYN- CHRONOUS DATAFLOW PROGRAMS

JOINT MINIMIZATION OF CODE AND DATA FOR SYN- CHRONOUS DATAFLOW PROGRAMS In the Journal of Formal Methods in System Design, Vol. 11, No. 1, July, 1997. JOINT MINIMIZATION OF CODE AND DATA FOR SYN- CHRONOUS DATAFLOW PROGRAMS Praveen K. Murthy, Shuvra S. Bhattacharyya, and Edward

More information

Tokens vs. Signals: On Conformance between Formal Models of Dataflow and Hardware

Tokens vs. Signals: On Conformance between Formal Models of Dataflow and Hardware DOI 10.1007/s11265-015-0971-y Tokens vs. Signals: On Conformance between Formal Models of Dataflow and Hardware Stavros Tripakis Rhishikesh Limaye Kaushik Ravindran Guoqiang Wang Hugo Andrade Arkadeb Ghosal

More information

Compositionality in system design: interfaces everywhere! UC Berkeley

Compositionality in system design: interfaces everywhere! UC Berkeley Compositionality in system design: interfaces everywhere! Stavros Tripakis UC Berkeley DREAMS Seminar, Mar 2013 Computers as parts of cyber physical systems cyber-physical ~98% of the world s processors

More information

Mathematical and Algorithmic Foundations Linear Programming and Matchings

Mathematical and Algorithmic Foundations Linear Programming and Matchings Adavnced Algorithms Lectures Mathematical and Algorithmic Foundations Linear Programming and Matchings Paul G. Spirakis Department of Computer Science University of Patras and Liverpool Paul G. Spirakis

More information

Optimal Architectures for Massively Parallel Implementation of Hard. Real-time Beamformers

Optimal Architectures for Massively Parallel Implementation of Hard. Real-time Beamformers Optimal Architectures for Massively Parallel Implementation of Hard Real-time Beamformers Final Report Thomas Holme and Karen P. Watkins 8 May 1998 EE 382C Embedded Software Systems Prof. Brian Evans 1

More information

CS256 Applied Theory of Computation

CS256 Applied Theory of Computation CS256 Applied Theory of Computation Parallel Computation II John E Savage Overview Mesh-based architectures Hypercubes Embedding meshes in hypercubes Normal algorithms on hypercubes Summing and broadcasting

More information

13 Sensor networks Gathering in an adversarial environment

13 Sensor networks Gathering in an adversarial environment 13 Sensor networks Wireless sensor systems have a broad range of civil and military applications such as controlling inventory in a warehouse or office complex, monitoring and disseminating traffic conditions,

More information

Loopy Belief Propagation

Loopy Belief Propagation Loopy Belief Propagation Research Exam Kristin Branson September 29, 2003 Loopy Belief Propagation p.1/73 Problem Formalization Reasoning about any real-world problem requires assumptions about the structure

More information

Outline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04

Outline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04 Outline Petri nets Introduction Examples Properties Analysis techniques 1 Petri Nets (PNs) Model introduced by C.A. Petri in 1962 Ph.D. Thesis: Communication with Automata Applications: distributed computing,

More information

Topologies. Maurizio Palesi. Maurizio Palesi 1

Topologies. Maurizio Palesi. Maurizio Palesi 1 Topologies Maurizio Palesi Maurizio Palesi 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and

More information

Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs

Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs J Sign Process Syst (2017) 87:157 175 DOI 10.1007/s11265-016-1193-7 Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs Marc Geilen 1 Joachim Falk 2 Christian Haubelt 3 Twan Basten

More information

Chapter 5: Distributed Process Scheduling. Ju Wang, 2003 Fall Virginia Commonwealth University

Chapter 5: Distributed Process Scheduling. Ju Wang, 2003 Fall Virginia Commonwealth University Chapter 5: Distributed Process Scheduling CMSC 602 Advanced Operating Systems Static Process Scheduling Dynamic Load Sharing and Balancing Real-Time Scheduling Section 5.2, 5.3, and 5.5 Additional reading:

More information

LabVIEW Based Embedded Design [First Report]

LabVIEW Based Embedded Design [First Report] LabVIEW Based Embedded Design [First Report] Sadia Malik Ram Rajagopal Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 malik@ece.utexas.edu ram.rajagopal@ni.com

More information