Reliable Embedded Multimedia Systems?
|
|
- Avice Logan
- 5 years ago
- Views:
Transcription
1 2 Overview Reliable Embedded Multimedia Systems? Twan Basten Joint work with Marc Geilen, AmirHossein Ghamarian, Hamid Shojaei, Sander Stuijk, Bart Theelen, and others Embedded Multi-media Analysis of Synchronous Dataflow Graphs Throughput Analysis Throughput-Storage Trade-off Analysis Scenario-aware Analysis Run-time Adaptation Looking Forward Funding: NWO PROMES EC FP6 Betsy, FP7 MNEMEE Knowing is not understanding. Charles Kettering 3 Embedded Multi-media 4 Embedded Multi-media Trends Concurrency Connectedness Interaction Variability
2 5 Embedded Multi-media 6 Embedded Multi-media 7 Approach: Models of Computation (MoCs) 8 Essential Challenges on the interface between science and engineering Basic dimensions Aspects essential for predictability Metrics predictability and efficiency processing communication storage functionality concurrency timing energy quality functionality concurrency timing energy quality execution time energy dissipation perceived quality reconfiguration time are contradictory
3 9 Scenario-aware H.263 Decoder Model (FSM-based Scenario-Aware DataFlow (SADF)) Control channel Fixed rate Kernel Data channel VLD d d d IDCT Parameterized rate a c c b e FD MC RC Detector... I P 99 P 99 P Tokens 3 x={3,4,5,6,7,8,99} Rate I P x P a b x c 99 x d e 99 x Execution time VLD P others 4 IDCT P others 7 I, P P 3 9 P 4 45 MC P 5 9 P P P 8 3 P I 35 P RC P 3, P 4, P 5 25 P 6 3 P 7, P 8, P FD All MEMOCODE 26 The Goal: Scenario-aware Flow extract application model keep trade-offs select operating point and switch dynamically Overview Embedded Multi-media Analysis of Synchronous Dataflow Graphs Throughput Analysis Throughput-Storage Trade-off Analysis Scenario-aware Analysis Run-time Adaptation Looking Forward 2 Synchronous Data Flow Graphs (SDFGs [Lee 986]) rate token actor channel execution time A, B,2 C,2 Throughput: average number of actor firings over time Iteration: smallest non-empty set of actor firings that does not change the token distribution (example: A:3, B:2, C:) ACSD 26 emb. mm throughput storage
4 3 Our Throughput Analysis Method 4 Throughput Analysis: Our Result Self-timed execution: Each actor fires as soon as it can fire Known to maximize throughput Execution state: distribution of tokens + remaining execution times Execution: transient + periodic phase A A Transient Phase Throughput can be calculated from the periodic phase A, C B A, C Periodic Phase B B A B MP3 dec. Modem Sample Rate Satellite H.263 decoder State Space Traditional methods, all using conversion to Homogeneous SDFGs Dasdan Gupta >8 >8 >8 Howard >8 >8 >8 Runtimes of various throughput analysis methods (in seconds) Young Tarjan Orlin >8 >8 >8 Efficient implementation Consider one designated firing per iteration only to detect a recurrent state emb. mm throughput storage emb. mm throughput storage 5 Overview 6 Trade-off: Storage vs. Throughput Embedded Multi-media Analysis of Synchronous Dataflow Graphs Throughput Analysis.25 multi-media applications ` Throughput-Storage Trade-off Analysis Scenario-aware Analysis Run-time Adaptation Looking Forward throughput DSP synthesis storage DAC 26, IEEE T on Comp 28
5 7 Storage Distribution 2 α 3 β 2 A, B,2 C,2 Tokens on channels must be stored in memory. Separate memory for each channel. Storage distribution, for example, α,β 4,2 8 Problem Definition throughput 2 α 3 β 2 A, B,2 C, ,2 5,3 6,3 6,2 7, distribution size Find all minimal storage distributions for any possible throughput 9 Dependency Graph 2 Dependency Graph 2 α 3 β 2 A, B,2 C,2 Storage distribution α,β 4,2 resolving storage dependencies may increase throughput firings in one period sp(β) tk(β) C dependency: an actor firing start may depend on an actor firing end firings in one period sp(β) tk(β) C dependency: an actor firing start may depend on an actor firing end B sp - space tk - token A 2 tk(α) B tk(α) A 3 A tk(a) 4 cycles denote storage dependencies B sp - space tk - token A 2 tk(α) B tk(α) A 3 A tk(a) 4 cycles denote storage dependencies
6 2 Abstract Dependency Graph dependencies between actors B A B C tk(α) tk(β) tk(a) sp(β) tk(β) A 2 tk(α) B sp(β) C abstract dependency graph contains all storage dependencies A 3 A tk(a) 4 easily constructed from state-space exploration 22 Design-Space Exploration Algorithm Given an SDFG G with storage distribution δ. Compute throughput and abstract dependency graph for G with δ 2. For each channel c with a storage dependency in Create new storage distribution by enlarging c 3. Repeat steps -2 All minimal storage distributions are found when starting from storage distribution,..., dependency graph may be very large tk(α) 23 Experimental Results 24 Conclusions Trade-off Analysis #actors #channels min throughput > Example 3 2 /7 Satellite MP3 3 2 /37 H /2876 Exact minimum memory requirements for any possible throughput Technique can be combined with heuristics to prune the search space if necessary Technique can be generalized to other types of resources and performance metrics Distr. size Max throughput Distr. size #Pareto points Approximation /4.23 /32 increase buffers with 544 n times 6 the minimal step size / #Distributions Exec. time ms 7ms 2ms 53min
7 25 Overview Embedded Multi-media Analysis of Synchronous Dataflow Graphs Throughput Analysis Throughput-Storage Trade-off Analysis Scenario-aware Analysis Run-time Adaptation Looking Forward 26 Scenario-aware H.263 Decoder Model (FSM-based Scenario-Aware DataFlow (SADF)) Control channel Fixed rate Kernel Data channel VLD d d d IDCT Parameterized rate a c c b e FD MC RC Detector... I P 99 P 99 P Tokens 3 x={3,4,5,6,7,8,99} Rate I P x P a b x c 99 x d e 99 x Execution time VLD P others 4 IDCT P others 7 I, P P 3 9 P 4 45 MC P 5 9 P P P 8 3 P I 35 P RC P 3, P 4, P 5 25 P 6 3 P 7, P 8, P FD All MEMOCODE Scenario-aware Performance Analysis 28 Overview SDF-based throughput analysis considers worst-case actor times Scenario-aware throughput analysis considers worst-case actor times per scenario, but it must consider scenario transitions Embedded Multi-media Analysis of Synchronous Dataflow Graphs Throughput Analysis Throughput-Storage Trade-off Analysis Scenario-aware Analysis Run-time Adaptation Looking Forward Analyzing all scenario transitions separately can be avoided Separate scenario transitions with an invariant reference schedule ACM TECS DAC 29
8 29 Run-time Application Management 3 Pareto Algebra - Applications starting/stopping over time - 6 procs, slow (ck) and fast clocks (ck2) - Minimize energy under time constraints Energy (3,ck2) (2,ck2) (5,ck) (4,ck) Const (,ck2) (3,ck) (3,ck2) (2,ck2) (5,ck) (4,ck) (6,ck2) (,ck2) (3,ck) (5,ck2) (4,ck2) JCM (9,ck2) (8,ck2) (7,ck2) (6,ck2) Goal: Compositional computation of trade-offs Completion time (,ck) (9,ck) (3,ck2) (2,ck2) (5,ck) (4,ck) (,ck2) (3,ck) Join Const Min enforce the same clock (8,ck) Gantt chart 3 Pareto Algebra The elements: sets of configurations (Relevant) operators: Minimization Gives the Pareto points (optimal trade-offs) Product Cartesian product of configurations e.g. application and platform configurations Constraint Selects solutions according to constraints e.g. all application configurations with some minimal quality Abstraction Discards information about solutions e.g. bandwidth usage in bandwidth energy quality configurations Derived metric Derive a new metric from other metrics e.g. total power from power of components energy better better prerequisite monotonicity time 32 Pareto-Algebraic Characterization of run-time component trade-off spaces product - derive constrain abstract - minimize adapt select and configure system trade-off space (at the time of a change)
9 33 Pareto-Algebraic Characterization of run-time 34 Complexity n components with p Pareto points each components product - derive constrain abstract - minimize select and configure X derive constrain abstract min component trade-off spaces take a product and on-the-fly derive constrain abstract - minimize adapt O(p 2n ) system trade-off space (at the time of a change) 35 Complexity n components with p Pareto points each take a product and on-the-fly derive constrain abstract - minimize O(p 2n ) 36 Complexity Control keep n and p small Compositional reasoning, among others Approximate Pareto sets y/x = c 2 components X constrain derive-abstract min y = x = y/x = c 4 motivation Pareto algebra cmp wsn conclusions
10 37 Multi-dimensional Multiple-choice Knapsack Problem MMKP NP hard - One optimization objective (value) - Multiple resource dimensions with capacity constraints - Multiple independent applications - Multiple independent configurations per application Pick one configuration per application optimizing value within constraints 38 A Parameterized Compositional Heuristic product constrain derive abstract minimize Project all resource dimensions into one dimension Approximate Pareto set in 2-dimensional space Compute product while on-the-fly Applying resource constraints Computing values, projecting all resource dimensions into one (taking simply the sum) Minimizing the configuration set in 2-dimensional space product-constrain-derive-abstract-minimize 39 A Parameterized Compositional Heuristic Project all resource dimensions into one dimension Approximate Pareto set in 2-dimensional space 4 A Parameterized Compositional Heuristic Project all resource dimensions into one dimension Approximate Pareto set in 2-dimensional space y/x = c 2 parameter p: maintain (at most) p Pareto points y = y/x = c 4 Allows to budget analysis time analysis time c n p 2 (n number of applications; c platform constant) x = product-constrain-derive-abstract-minimize product-constrain-derive-abstract-minimize
11 4 Controlling Time Budgets 42 Compositionality par p time budgets T=ms t=5ms T=2ms t=ms values I I2 I3 I4 I5 I6 time(ms) Applications start at various times 5 at a time (a), at a time (b) IMEC values 2353 Pareto # of active applications 3224 what about applications stopping? MMKP benchmark: Always within budget Good values Similar results to the IMEC, SOC 26, non-compositional state-of-the-art heuristic SimIt-ARM simulator 26 Mhz StrongARM time(ms).5 values always at least as good as IMEC heuristic # of active applications 43 Conclusions Run-time Adaptation 44 Overview Run-time : product - derive constrain abstract - minimize select and configure Parameterized compositional method Allows to trade off quality with analysis time Allows to bound analysis time Open question: components leaving the composition? Embedded Multi-media Analysis of Synchronous Dataflow Graphs Throughput Analysis Throughput-Storage Trade-off Analysis Scenario-aware Analysis Run-time Adaptation Looking Forward Feasible for resource-constrained embedded systems Wide variety of applications
12 45 Dataflow MoCs Expressiveness Hierarchy BDF and larger: Turing complete Better notions of expressiveness needed Unification needed RPN: Reactive Process Networks KPN: Kahn Process Networks DF: DataFlow DDF: Dynamic DF BDF: Boolean DF CSDF: Cyclo-Static DF SDF: Synchronous DF HSDF: Homogeneous SDF 46 Challenges Suitable notions of expressivity Expressivity while maintaining analyzability and synthesizability Abstraction without loosing accuracy Composability and compositionality MoCs for non-functional aspects Unification of MoCs Multi-objective trade-off analysis Parametric analysis Model-driven design and synthesis flows Model-driven run-time systems 47 Thank you! Questions? More info: SDF3 toolkit: Pareto calculator: An understanding of the natural world and what's in it is a source of not only a great curiosity but great fulfillment. David Attenborough
Reliable Dynamic Embedded Data Processing Systems
2 Embedded Data Processing Systems Reliable Dynamic Embedded Data Processing Systems sony Twan Basten thales Joint work with Marc Geilen, AmirHossein Ghamarian, Hamid Shojaei, Sander Stuijk, Bart Theelen,
More informationPareto Algebra. Reliable Run-time Adaptation in Resource-constrained Embedded Systems. Twan Basten
Reliable Run-time Adaptation in Resource-constrained Embedded Systems 2 Run-time Adaptation Encoding qualities Bandwidth requirements Decoding streams of different quality Computational effort required
More informationComputational Models for Concurrent Streaming Applications
2 Computational Models for Concurrent Streaming Applications The challenges of today Twan Basten Based on joint work with Marc Geilen, Sander Stuijk, and many others Department of Electrical Engineering
More informationModelling, Analysis and Scheduling with Dataflow Models
technische universiteit eindhoven Modelling, Analysis and Scheduling with Dataflow Models Marc Geilen, Bart Theelen, Twan Basten, Sander Stuijk, AmirHossein Ghamarian, Jeroen Voeten Eindhoven University
More informationA Parameterized Compositional Multi-dimensional Multiple-choice Knapsack Heuristic for CMP Run-time Management
A Parameterized Compositional Multi-dimensional Multiple-choice Knapsack Heuristic for CMP Run-time Management Hamid Shojaei 1,2, AmirHossein Ghamarian 2, Twan Basten 2,3, Marc Geilen 2, Sander Stuijk
More informationQoS Trade-off Analysis for Wireless Sensor Networks
QoS Trade-off Analysis for Wireless Sensor Networks Rob Hoes, Twan Basten Joint work with Phillip Stanley-Marbell, Marc Geilen, Chen Kong Tham, Henk Corporaal Department of Electrical Engineering Electronic
More informationSymbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs
Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs Anan Bouakaz Pascal Fradet Alain Girault Real-Time and Embedded Technology and Applications Symposium, Vienna April 14th, 2016
More informationOverview of Dataflow Languages. Waheed Ahmad
Overview of Dataflow Languages Waheed Ahmad w.ahmad@utwente.nl The purpose of models is not to fit the data but to sharpen the questions. Samuel Karlins 11 th R.A Fisher Memorial Lecture Royal Society
More informationHETEROGENEOUS MULTIPROCESSOR MAPPING FOR REAL-TIME STREAMING SYSTEMS
HETEROGENEOUS MULTIPROCESSOR MAPPING FOR REAL-TIME STREAMING SYSTEMS Jing Lin, Akshaya Srivasta, Prof. Andreas Gerstlauer, and Prof. Brian L. Evans Department of Electrical and Computer Engineering The
More informationEE382N.23: Embedded System Design and Modeling
EE38N.3: Embedded System Design and Modeling Lecture 5 Process-Based MoCs Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 5: Outline Process-based
More informationMULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA
MULTI-PROCESSOR SYSTEM-LEVEL SYNTHESIS FOR MULTIPLE APPLICATIONS ON PLATFORM FPGA Akash Kumar,, Shakith Fernando, Yajun Ha, Bart Mesman and Henk Corporaal Eindhoven University of Technology, Eindhoven,
More informationPerformance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs
Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs Marc Geilen 1, Joachim Falk 2, Christian Haubelt 3, Twan Basten 1,4, Bart Theelen 4 and Sander Stuijk 1 1 Electrical Engineering
More informationMain application of SDF: DSP hardware modeling
EE 144/244: Fundamental lgorithms for System Modeling, nalysis, and Optimization Fall 2014 Dataflow Timed SDF, Throughput nalysis Stavros Tripakis University of California, erkeley Stavros Tripakis (UC
More informationSynchronous dataflow scenarios
Synchronous dataflow scenarios Geilen, M.C.W. Published in: ACM Transactions on Embedded Computing Systems DOI: 10.1145/1880050.1880052 Published: 01/01/2010 Document Version Accepted manuscript including
More informationSDL. Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 年 10 月 18 日. technische universität dortmund
12 SDL Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 2017 年 10 月 18 日 Springer, 2010 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models
More informationTowards Translating FSM-SADF to Timed Automata
Towards Translating FSM-SADF to Timed Automata Mladen Skelin Department of Engineering Cybernetics, Norwegian University of Science and Technology mladen.skelin@itk.ntnu.no Erik Ramsgaard Wognsen, Mads
More informationFundamental Algorithms for System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis, Edward A. Lee UC Berkeley EECS 144/244 Fall 2014 Copyright 2014, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis
More informationEECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization
EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Dataflow Lecture: SDF, Kahn Process Networks Stavros Tripakis University of California, Berkeley Stavros Tripakis: EECS
More informationkickoff 15 oct 2004 Project Overview Henk Corporaal
PreMaDoNA kickoff 15 oct 2004 Project Overview Henk Corporaal Agenda 15.00 Opening and Overview 15.30 Implementation and Demonstrator 15.40 Project Management 15.55 Application track 16.05 Simulation track
More informationFSMs & message passing: SDL
12 FSMs & message passing: SDL Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 30 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models of computation
More informationDynamic Dataflow Graphs
Dynamic Dataflow Graphs Bart D. Theelen, Ed F. Deprettere, and Shuvra S. Bhattacharyya Abstract Much of the work to date on dataflow models for signal processing system design has focused on decidable
More informationWorst-case Performance Analysis of Synchronous Dataflow Scenarios
Worst-case Performance Analysis of Synchronous Dataflow Scenarios ABSTRACT Marc Geilen Eindhoven University of Technology P.O. Box 5 Den Dolech Eindhoven, The Netherlands m.c.w.geilen@tue.nl Synchronous
More informationThroughput-optimizing Compilation of Dataflow Applications for Multi-Cores using Quasi-Static Scheduling
Throughput-optimizing Compilation of Dataflow Applications for Multi-Cores using Quasi-Static Scheduling Tobias Schwarzer 1, Joachim Falk 1, Michael Glaß 1, Jürgen Teich 1, Christian Zebelein 2, Christian
More informationHierarchical FSMs with Multiple CMs
Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung
More informationPerformance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs
J Sign Process Syst (2017) 87:157 175 DOI 10.1007/s11265-016-1193-7 Performance Analysis of Weakly-Consistent Scenario-Aware Dataflow Graphs Marc Geilen 1 Joachim Falk 2 Christian Haubelt 3 Twan Basten
More informationCompilation of Parametric Dataflow Applications for Software-Defined-Radio-Dedicated MPSoCs DREAM seminar
Compilation of Parametric Dataflow Applications for Software-Defined-Radio-Dedicated MPSoCs DREAM seminar Mickaël Dardaillon Research Intern with NOKIA Technologies January 27th, 2015 2 / 33 What we know
More informationA New Hybrid Algorithm for the Multiple-Choice Multi-Dimensional Knapsack Problem
A New Hybrid Algorithm for the Multiple-Choice Multi-Dimensional Knapsack Problem MAHMOUD ZENNAKI Computer science department, faculty of mathematics and computer science University of Science and Technology
More informationCompositionality in system design: interfaces everywhere! UC Berkeley
Compositionality in system design: interfaces everywhere! Stavros Tripakis UC Berkeley DREAMS Seminar, Mar 2013 Computers as parts of cyber physical systems cyber-physical ~98% of the world s processors
More informationProgramming Heterogeneous Embedded Systems for IoT
Programming Heterogeneous Embedded Systems for IoT Jeronimo Castrillon Chair for Compiler Construction TU Dresden jeronimo.castrillon@tu-dresden.de Get-together toward a sustainable collaboration in IoT
More informationProcess-Variation Aware Mapping of Real-Time Streaming Applications to MPSoCs for Improved Yield
Process-Variation Aware Mapping of Real-Time Streaming Applications to MPSoCs for Improved Yield Davit Mirzoyan 1, Benny Akesson 2, Kees Goossens 2 1 Delft University of Technology, 2 Eindhoven University
More informationSTATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS
STATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS Sukumar Reddy Anapalli Krishna Chaithanya Chakilam Timothy W. O Neil Dept. of Computer Science Dept. of Computer Science Dept. of Computer Science The
More informationNode Prefetch Prediction in Dataflow Graphs
Node Prefetch Prediction in Dataflow Graphs Newton G. Petersen Martin R. Wojcik The Department of Electrical and Computer Engineering The University of Texas at Austin newton.petersen@ni.com mrw325@yahoo.com
More informationFunctional modeling style for efficient SW code generation of video codec applications
Functional modeling style for efficient SW code generation of video codec applications Sang-Il Han 1)2) Soo-Ik Chae 1) Ahmed. A. Jerraya 2) SD Group 1) SLS Group 2) Seoul National Univ., Korea TIMA laboratory,
More informationPredictable Mapping of Streaming Applications on Multiprocessors
Predictable Mapping of Streaming Applications on Multiprocessors PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Eindhoven, op gezag van de Rector Magnificus prof.dr.ir.
More informationResource-efficient Routing and Scheduling of Time-constrained Network-on-Chip Communication
Resource-efficient Routing and Scheduling of Time-constrained Network-on-Chip Communication Sander Stuijk, Twan Basten, Marc Geilen, Amir Hossein Ghamarian and Bart Theelen Eindhoven University of Technology,
More informationCompositionality in Synchronous Data Flow: Modular Code Generation from Hierarchical SDF Graphs
Compositionality in Synchronous Data Flow: Modular Code Generation from Hierarchical SDF Graphs Stavros Tripakis Dai Bui Marc Geilen Bert Rodiers Edward A. Lee Electrical Engineering and Computer Sciences
More informationSoftware Synthesis from Dataflow Models for G and LabVIEW
Software Synthesis from Dataflow Models for G and LabVIEW Hugo A. Andrade Scott Kovner Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 andrade@mail.utexas.edu
More informationCover Page. The handle holds various files of this Leiden University dissertation
Cover Page The handle http://hdl.handle.net/1887/32963 holds various files of this Leiden University dissertation Author: Zhai, Jiali Teddy Title: Adaptive streaming applications : analysis and implementation
More informationExtensions of Daedalus Todor Stefanov
Extensions of Daedalus Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Overview of Extensions in Daedalus DSE limited to
More informationMapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA. Singh, A.K.; Kumar, A.; Srikanthan, Th.; Ha, Y.
Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA. Singh, A.K.; Kumar, A.; Srikanthan, Th.; Ha, Y. Published in: Proceedings of the 2010 International Conference on Field-programmable
More informationTight Temporal Bounds for Dataflow Applications Mapped onto Shared Resources
Tight Temporal Bounds for Dataflow Applications Mapped onto Shared Resources Hadi Alizadeh Ara, Marc Geilen, Twan Basten, Amir Behrouzian, Martijn Hendriks and Dip Goswami Eindhoven University of Technology,
More informationPareto Efficient Design for Reconfigurable Streaming Applications on CPU/FPGAs
Pareto Efficient Design for Reconfigurable Streaming Applications on CPU/FPGAs Jun Zhu, Ingo Sander, Axel Jantsch Royal Institute of Technology, Stockholm, Sweden {junz, ingo, axel}@kth.se Abstract We
More informationBuffer Minimization in Pipelined SDF Scheduling on Multi-Core Platforms
Buffer Minimization in Pipelined SDF Scheduling on Multi-Core Platforms Yuankai Chen and Hai Zhou Electrical Engineering and Computer Science, Northwestern University, U.S.A. Abstract With the increasing
More informationEnergy-Aware Dynamic Reconfiguration of Communication-Centric Applications for Reliable MPSoCs
Energy-Aware Dynamic Reconfiguration of Communication-Centric for Reliable SoCs Anup Das, Amit Kumar Singh and Akash Kumar Department of Electrical and Computer Engineering National University of Singapore
More informationA Accelerating Throughput-aware Run-time Mapping for Heterogeneous MPSoCs
A Accelerating Throughput-aware Run-time Mapping for Heterogeneous MPSoCs AMIT KUMAR SINGH, Nanyang Technological University and National University of Singapore AKASH KUMAR, National University of Singapore
More informationBuffer Dimensioning for Throughput Improvement of Dynamic Dataflow Signal Processing Applications on Multi-Core Platforms
Buffer Dimensioning for Throughput Improvement of Dynamic Dataflow Signal Processing Applications on Multi-Core Platforms Małgorzata Michalska, Endri Bezati, Simone Casale-Brunet, Marco Mattavelli EPFL
More informationProfiling Driven Scenario Detection and Prediction for Multimedia Applications
Profiling Driven Scenario Detection and Prediction for Multimedia Applications Stefan Valentin Gheorghita, Twan Basten and Henk Corporaal EE Department, Electronic Systems Group Eindhoven University of
More informationfakultät für informatik informatik 12 technische universität dortmund Data flow models Peter Marwedel TU Dortmund, Informatik /10/08
12 Data flow models Peter Marwedel TU Dortmund, Informatik 12 2009/10/08 Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Models of computation considered in this course Communication/ local computations
More informationResource-Efficient Routing and Scheduling of Time-Constrained Streaming Communication on Networks-on-Chip
Resource-Efficient Routing and Scheduling of Time-Constrained Streaming Communication on Networks-on-Chip Sander Stuijk, Twan Basten, Marc Geilen, Amir Hossein Ghamarian and Bart Theelen Eindhoven University
More informationDynamic Dataflow. Seminar on embedded systems
Dynamic Dataflow Seminar on embedded systems Dataflow Dataflow programming, Dataflow architecture Dataflow Models of Computation Computation is divided into nodes that can be executed concurrently Dataflow
More informationEE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and Models of Computation Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Models of Computation (MoCs)
More informationEE249 Lab September 30 h, 2008 Hugo A. Andrade
High-Level Development Tools Data Flow C Code Textual Math Modeling Statechart EE249 Lab September 30 h, 2008 Hugo A. Andrade Graphical System Design Platform Linux Macintosh Windows Real-Time FPGA Micro
More informationParameterized Modeling and Scheduling for Dataflow Graphs 1
Technical Report #UMIACS-TR-99-73, Institute for Advanced Computer Studies, University of Maryland at College Park, December 2, 999 Parameterized Modeling and Scheduling for Dataflow Graphs Bishnupriya
More informationMeta-Data-Enabled Reuse of Dataflow Intellectual Property for FPGAs
Meta-Data-Enabled Reuse of Dataflow Intellectual Property for FPGAs Adam Arnesen NSF Center for High-Performance Reconfigurable Computing (CHREC) Dept. of Electrical and Computer Engineering Brigham Young
More informationTrace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation
Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation Hamid Shojaei, and Azadeh Davoodi University of Wisconsin 1415 Engineering Drive, Madison WI 53706 Email: {shojaei,
More informationResource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip
Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip Akash Kumar, Bart Mesman, Bart Theelen and Henk Corporaal Eindhoven University of Technology 5600MB Eindhoven, The Netherlands
More informationResource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems
Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of
More informationLinking Layout to Logic Synthesis: A Unification-Based Approach
Linking Layout to Logic Synthesis: A Unification-Based Approach Massoud Pedram Department of EE-Systems University of Southern California Los Angeles, CA February 1998 Outline Introduction Technology and
More informationCover Page. The handle holds various files of this Leiden University dissertation
Cover Page The handle http://hdl.handle.net/1887/32963 holds various files of this Leiden University dissertation Author: Zhai, Jiali Teddy Title: Adaptive streaming applications : analysis and implementation
More informationComputational Process Networks a model and framework for high-throughput signal processing
Computational Process Networks a model and framework for high-throughput signal processing Gregory E. Allen Ph.D. Defense 25 April 2011 Committee Members: James C. Browne Craig M. Chase Brian L. Evans
More informationtrend: embedded systems Composable Timing and Energy in CompSOC trend: multiple applications on one device problem: design time 3 composability
Eindhoven University of Technology This research is supported by EU grants T-CTEST, Cobra and NL grant NEST. Parts of the platform were developed in COMCAS, Scalopes, TSA, NEVA,
More informationQuantitative Verification and Synthesis of Systems
Quantitative Verification and Synthesis of Systems Sanjit A. Seshia Assistant Professor EECS, UC Berkeley Software-at-Scale Workshop August 2010 Quantitative Analysis / Verification Does the brake-by-wire
More informationComputational Process Networks
Computational Process Networks for Real-Time High-Throughput Signal and Image Processing Systems on Workstations Gregory E. Allen EE 382C - Embedded Software Systems 17 February 2000 http://www.ece.utexas.edu/~allen/
More informationSpecifications and Modeling
12 Specifications and Modeling Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 17 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Hypothetical design
More informationLecture 2: Models of Computation
COEN 691B: Embedded System Design Lecture 2: Models of Computation Samar Abdi (slides courtesy of A. Gerstlauer, D. Gajski and R. Doemer) Assistant Professor Electrical and Computer Engineering Concordia
More informationMODELING OF BLOCK-BASED DSP SYSTEMS
MODELING OF BLOCK-BASED DSP SYSTEMS Dong-Ik Ko and Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies University of Maryland, College
More informationMinimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking
Minimising Buffer Requirements of Synchronous Dataflow Graphs with Model Checking Marc Geilen, Twan Basten and Sander Stuijk Eindhoven University of Technology, Department of Electrical Engineering {m.c.w.geilen,a.a.basten,s.stuijk}@tue.nl
More informationTokens vs. Signals: On Conformance between Formal Models of Dataflow and Hardware
DOI 10.1007/s11265-015-0971-y Tokens vs. Signals: On Conformance between Formal Models of Dataflow and Hardware Stavros Tripakis Rhishikesh Limaye Kaushik Ravindran Guoqiang Wang Hugo Andrade Arkadeb Ghosal
More informationSystem-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms
System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms Hugo A. Andrade, Kaushik Ravindran, Alejandro Asenjo, Casey Weltzin NI Berkeley, NI Austin National Instruments Corporation
More informationDynamic Dataflow Modeling in Ptolemy II. by Gang Zhou. Research Project
Dynamic Dataflow Modeling in Ptolemy II by Gang Zhou Research Project Submitted to the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, in partial satisfaction
More informationEnergy-Aware Scheduling for Acyclic Synchronous Data Flows on Multiprocessors
Journal of Interconnection Networks c World Scientific Publishing Company Energy-Aware Scheduling for Acyclic Synchronous Data Flows on Multiprocessors DAWEI LI and JIE WU Department of Computer and Information
More informationUnit 2: High-Level Synthesis
Course contents Unit 2: High-Level Synthesis Hardware modeling Data flow Scheduling/allocation/assignment Reading Chapter 11 Unit 2 1 High-Level Synthesis (HLS) Hardware-description language (HDL) synthesis
More informationStatic Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams
Presented at 28th Asilomar Conference on Signals, Systems, and Computers November, 994 Static Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams Joseph T.
More information- Modeling, Phase Transitions, Constraint and Complexity Analyses
Flexible Methods for Multi-agent distributed resource Allocation by Exploiting Phase Transitions - Modeling, Phase Transitions, Constraint and Complexity Analyses Weixiong Zhang (PI) Washington University
More informationCo-Design of Many-Accelerator Heterogeneous Systems Exploiting Virtual Platforms. SAMOS XIV July 14-17,
Co-Design of Many-Accelerator Heterogeneous Systems Exploiting Virtual Platforms SAMOS XIV July 14-17, 2014 1 Outline Introduction + Motivation Design requirements for many-accelerator SoCs Design problems
More informationDataflow Languages. Languages for Embedded Systems. Prof. Stephen A. Edwards. March Columbia University
Dataflow Languages Languages for Embedded Systems Prof. Stephen A. Edwards Columbia University March 2009 Philosophy of Dataflow Languages Drastically different way of looking at computation Von Neumann
More informationMAMPSx: A Design Framework for Rapid Synthesis of Predictable Heterogeneous MPSoCs
MAMPSx: A Design Framework for Rapid Synthesis of Predictable Heterogeneous MPSoCs Shakith Fernando, Firew Siyoum, Yifan He, Akash Kumar 2 and Henk Corporaal Department of Electrical Engineering, Eindhoven
More informationConcurrent Models of Computation
Concurrent Models of Computation Edward A. Lee Robert S. Pepper Distinguished Professor, UC Berkeley EECS 219D: Concurrent Models of Computation Fall 2011 Copyright 2011, Edward A. Lee, All rights reserved
More informationCover Page. The following handle holds various files of this Leiden University dissertation:
Cover Page The following handle holds various files of this Leiden University dissertation: http://hdl.handle.net/1887/59459 Author: Spasic, J. Title: Improved hard real-time scheduling and transformations
More informationPredictable Embedded Multiprocessor System Design
Predictable Embedded Multiprocessor System Design Marco Bekooij, Orlando Moreira, Peter Poplavko, Bart Mesman, Milan Pastrnak, Jef van Meerbergen Philips Research Prof. Holstlaan 4 Eindhoven, The Netherlands
More informationCommunication Systems Design in Practice
Communication Systems Design in Practice Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments '87 '88 '89 '90 '91 '92 '93 '94 '95 '96 '97 '98 '99 '00 '01 '02 03 04 '05 '06 '07 '08 '09 '10 '11 '12 '13
More informationSoftware Synthesis Trade-offs in Dataflow Representations of DSP Applications
in Dataflow Representations of DSP Applications Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies University of Maryland, College Park
More informationMulticore DSP Software Synthesis using Partial Expansion of Dataflow Graphs
Multicore DSP Software Synthesis using Partial Expansion of Dataflow Graphs George F. Zaki, William Plishker, Shuvra S. Bhattacharyya University of Maryland, College Park, MD, USA & Frank Fruth Texas Instruments
More informationReactive Process Networks
Reactive Process Networks Marc Geilen and Twan Basten Eindhoven University of Technology Department of Electrical Engineering P.O.Box 513, 5600 MB, Eindhoven, The Netherlands M.C.W.Geilen@tue.nl, A.A.Basten@tue.nl
More informationA Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors
A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors Murali Jayapala 1, Francisco Barat 1, Pieter Op de Beeck 1, Francky Catthoor 2, Geert Deconinck 1 and Henk Corporaal
More informationStatic Dataflow with Access Patterns: Semantics and Analysis
Static Dataflow with Access Patterns: Semantics and Analysis Arkadeb Ghosal*, Rhishikesh Limaye*, Kaushik Ravindran*, Stavros Tripakis** Ankita Prasad*, Guoqiang Wang*, Trung N Tran*, Hugo Andrade* * National
More informationPublished in: Proceedings of the 45th Annual Asilomar Conference on Signals, Systems, and Computers
A machine model for dataflow actors and its applications Janneck, Jörn Published in: Proceedings of the 45th Annual Asilomar Conference on Signals, Systems, and Computers DOI: 10.1109/ACSSC.2011.6190107
More informationdirect hardware mapping of cnns on fpga-based smart cameras
direct hardware mapping of cnns on fpga-based smart cameras Workshop on Architecture of Smart Cameras Kamel ABDELOUAHAB, Francois BERRY, Maxime PELCAT, Jocelyn SEROT, Jean-Charles QUINTON Cordoba, June
More informationPareto Optimal Scheduling for Synchronous Data Flow Graphs on Heterogeneous Multiprocessor
Pareto Optimal Scheduling for Synchronous Data Flow Graphs on Heterogeneous Multiprocessor Yu-Lei Gu, Xue-Yang Zhu, Guangquan Zhang, Yifan He State Key Laboratory of Computer Science, Institute of Software,
More informationIntroduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation
Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,
More informationAsynchronous Elastic Dataflows by Leveraging Clocked EDA
Optimised Synthesis of Asynchronous Elastic Dataflows by Leveraging Clocked EDA Mahdi Jelodari Mamaghani, Jim Garside, Will Toms, & Doug Edwards Verona, Italy 29 th August 2014 Motivation: Automatic GALSification
More informationModelling and simulation of guaranteed throughput channels of a hard real-time multiprocessor system
Modelling and simulation of guaranteed throughput channels of a hard real-time multiprocessor system A.J.M. Moonen Information and Communication Systems Department of Electrical Engineering Eindhoven University
More informationABSTRACT PERFORMANCE ANALYSIS OF POLYMORPHOUS COMPUTING ARCHITECTURES. Degree and year: Master of Science, 2001
ABSTRACT Title of Thesis: PERFORMANCE ANALYSIS OF POLYMORPHOUS COMPUTING ARCHITECTURES Degree Candidate: Sumit Lohani Degree and year: Master of Science, 2001 Thesis directed by: Dr. Shuvra S. Bhattacharyya
More informationBy: Chaitanya Settaluri Devendra Kalia
By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility
More informationPREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming
PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming Maxime Pelcat, Karol Desnos, Julien Heulot, Clément Guy, Jean François Nezan, Slaheddine Aridhi To cite this
More informationRetiming. Adapted from: Synthesis and Optimization of Digital Circuits, G. De Micheli Stanford. Outline. Structural optimization methods. Retiming.
Retiming Adapted from: Synthesis and Optimization of Digital Circuits, G. De Micheli Stanford Outline Structural optimization methods. Retiming. Modeling. Retiming for minimum delay. Retiming for minimum
More informationGraphical System Design. David Fuller LabVIEW R&D Section Manager
Graphical System Design David Fuller LabVIEW R&D Section Manager Agenda Visions Demo Order & time National Instruments Confidential 2 Virtual Instrumentation National Instruments Confidential 3 Virtual
More informationJoint Entity Resolution
Joint Entity Resolution Steven Euijong Whang, Hector Garcia-Molina Computer Science Department, Stanford University 353 Serra Mall, Stanford, CA 94305, USA {swhang, hector}@cs.stanford.edu No Institute
More informationEnabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals
28.2 Enabling Scheduling Analysis of Heterogeneous Systems with Multi-Rate Data Dependencies and Rate Intervals Marek Jersak, Rolf Ernst Technical University of Braunschweig Institute of Computer and Communication
More informationLabVIEW Based Embedded Design [First Report]
LabVIEW Based Embedded Design [First Report] Sadia Malik Ram Rajagopal Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 malik@ece.utexas.edu ram.rajagopal@ni.com
More information