SPC and Crossbow. John DeHart Acknowledgements

Size: px
Start display at page:

Download "SPC and Crossbow. John DeHart Acknowledgements"

Transcription

1 SPC and Crossbow John DeHart January 10, 2001 WUGS Kits Workshop Washington 1 Acknowledgements Special Thanks to: Sumi Choi Anshul Kantawala Fred Kuhns Samphel Norden Jyoti Parwatikar Ed Spitznagel Tilman Wolf Ken Wong Also: Tom Chaney Dave Richard Berkley Shands January 10, 2001 WUGS Kits Workshop Washington 2 page 1

2 Crossbow Tutorial (Tuesday) January 10, 2001 WUGS Kits Workshop Washington 3 Status 18 Participants in the Crossbow Tutorial Morning talks to introduce NetBSD kernel topics Kernel programming guidelines Crossbow system architecture Anatomy of a plugin Utitilies Afternoon of Exercises Start with a pre-built plugin that printed the received packet Step-by-step build up to an Monitoring Protocol (MonP) plugin» Using some WU-provided utility functions for manipulating packets Used MonP plugin to create 2 instances to monitor in two directions Multiple people/groups got through all the exercises January 10, 2001 WUGS Kits Workshop Washington 4 page 2

3 Example: Processing with a Plugin Does this packet Match the Filter? Vers HLen TOS Total length ID Socket Flags Fragment Offset TTL Protocol Header Checksum Layer Source Address Destination Address Source Port Destination Port... Packet Payload TCP Processing User Kernel Input Filter (Intf,P,SA,DA,SP,DP) Forward NO Output Gate YES Queue Interface Plugin Code January 10, 2001 WUGS Kits Workshop Washington 5 Review: Router Plugins Vocabulary 6-tuple: src_addr, dest_addr, protocol, interface, src_port, dst_port flow: packet stream that is identified by a specific 6-tuple flow table: cache of existing flow information loadable kernel module: executable code which can be dynamically loaded into the NetBSD kernel and subsequently executed. gate: spot in the NetBSD processing code where Router Plugin modules can be executed. plugin: A loadable kernel module (lkm) that can be associated with a Router Plugin gate. instance: An instantiation of a plugin. filter: A 6-tuple, possibly containing wildcards. filter table: For each dynamic gate, there may be a number of filters. The collection of these filters is referred to as a filter table. dag: Filter tables are implemented as a directed acyclic graph (dag). January 10, 2001 WUGS Kits Workshop Washington 6 page 3

4 Router Plugins Router Plugins = = Crossbow This is NOT Commercial Software Router Plugins is Kernel level programming Currently works with NetBSD Moving to a new version of NetBSD takes about 2 weeks for us Linux Port Distribution Plans? Initial distribution» NetBSD install CD» non-install CD» tar files via web pages Updates» tar files» cvs January 10, 2001 WUGS Kits Workshop Washington 7 Router Plugins Issues, Questions, Problems Ports? Port to NetBSD 1.5.x Port to Linux Distribution plans? Options processing options processing is done BEFORE our first gate» and then calls ip_forward() without getting to our first gate new gate before options new gate specifically when there are options» U. Kentucky cm print_filter it has problems, we ll look into it freeing instances before deregistering filters crashed for one group, we ll try to reproduce it and fix it. January 10, 2001 WUGS Kits Workshop Washington 8 page 4

5 Router Plugins Issues, Questions, Problems cm utility has a painful interface we are already working on a perl-based interface Misconception about forwarding being dependent on your plugin and filter General filters pick up packets accordingly Our gate and hence our plugin was in ip_forward We did not process packets destined for the router host When you rebuild your plugin, you still have to reload it changing it on disk, doesn t change it in the kernel!! Crossbow does work with the APIC and the SPC. January 10, 2001 WUGS Kits Workshop Washington 9 SPC Tutorial (Monday) January 10, 2001 WUGS Kits Workshop Washington 10 page 5

6 SPC Hardware: SPC as a PC» How do they each boot? SPC Hardware Components The Smart Port Card» What roles do they play? SPC Software SPC Specific Kernel Modifications Building a Kernel Loading Kernel onto SPC to execute it Initiating Kernel execution Configuring Devices January 10, 2001 WUGS Kits Workshop Washington 11 Tutorial Recap 16 Participants in the SPC Tutorial Morning talks to introduce SPC Hardware SPC Software SPC Utilities Afternoon of Exercises Download and boot a pre-built kernel Build your own kernel Build your own file system and kernel Configure your PC and SPC for Route between your SPC and a neighboring group s SPC Multiple groups got through all the exercises January 10, 2001 WUGS Kits Workshop Washington 12 page 6

7 SPC Architecture Addr/Data Ctrl Cache CPU Ctrl North- Bridge Addr/Data/Ctrl DRAM Intel Embedded Module PCI Bus INIT NMI Intr RTC PIC PIT APIC UART1 UART2 UART1 Interface UART2 Interface BIOS ROM System FPGA Link Interface Switch Interface January 10, 2001 WUGS Kits Workshop Washington 13 SPC Components APIC» PCI Bus Master Pentium Embedded Module 166 MHz MMX Pentium Processor» L1 Cache: 16KB Data, 16KB Code L2 cache: 512 KB NorthBridge - 33 MHz, 32 bit PCI Bus» PCI Bus Master System FPGA» PCI Bus Slave Xilinx XC4020XLA-1 FPGA 20K Equivalent Gates ~ 75% used January 10, 2001 WUGS Kits Workshop Washington 14 page 7

8 SPC Components (continued) Memory EDO DRAM 64MB (Max for current design) SO DIMM Switch Interface - 1 Gb Utopia Link Interface - 1 Gb Utopia UART Two Serial Ports» NetBSD system console» TTY port January 10, 2001 WUGS Kits Workshop Washington 15 SPC Tutorial Issues, Questions, Problems Working with SPC includes working with WUGS previous experience with GBNSC/Jammer was limited for some Serial cables and what would happen with 8 SPCs? Utilities for debugging netstat tcpdump APIC readcounts Jammer: read vcxtcc Can we run Linux on the SPC? discussion? January 10, 2001 WUGS Kits Workshop Washington 16 page 8

The Washington University Smart Port Card

The Washington University Smart Port Card The Washington University Smart Port Card John DeHart Washington University jdd@arl.wustl.edu http://www.arl.wustl.edu/~jdd 1 SPC Personnel Dave Richard - Overall Hardware Design Dave Taylor - System FPGA

More information

A Smart Port Card Tutorial --- Hardware

A Smart Port Card Tutorial --- Hardware A Smart Port Card Tutorial --- Hardware John DeHart Washington University jdd@arl.wustl.edu http://www.arl.wustl.edu/~jdd 1 References: New Links from Kits References Page Intel Embedded Module: Data Sheet

More information

How many of you have never built a NetBSD kernel?

How many of you have never built a NetBSD kernel? A Smart Port Card Tutorial - The Exercises John DeHart Washington University jdd@arl.wustl.edu http://www.arl.wustl.edu/~jdd 1 Question? How many of you have never built a NetBSD kernel? 2 page 1 Exercises

More information

First Gigabit Kits Workshop

First Gigabit Kits Workshop First Gigabit Kits Workshop July 12-13, 1999 Jonathan Turner Washington University Computer Science Department http://www.arl.wustl.edu/gigabitkits/kits.html Jonathan Turner 11/8/99 1 Agenda Monday, July

More information

Network Monitoring, Visualization. Topics

Network Monitoring, Visualization. Topics Monitoring, Visualization Gigabit Kits Workshop (January 10, 2001) Ken Wong, Eileen Kraemer*, Jon Turner Washington University and University of Georgia* NSF ANI-9714698 http://www.arl.wustl.edu/arl/projects/nmvc

More information

NetBSD Kernel Topics:

NetBSD Kernel Topics: NetBSD Kernel Topics: IP Processing mbuf structure Loadable Kernel Modules Interrupts Miscellaneous January 9, 2001 Router Plugins (Crossbow) Washington 1 IP Goals Understand the structure of IP processing

More information

ANN. A Scalable, High Performance Active Network Node. Dan Decasper.

ANN. A Scalable, High Performance Active Network Node. Dan Decasper. ANN A Scalable, High Performance Active Network Node Dan Decasper dan@arl.wustl.edu Applied Research Laboratory (ARL), Washington University, St.Louis Computer Engineering and Network Laboratory (TIK),

More information

Demonstration of a High Performance Active Router DARPA Demo - 9/24/99

Demonstration of a High Performance Active Router DARPA Demo - 9/24/99 Demonstration of a High Performance Active Router DARPA Demo - 9/24/99 Dan Decasper, John DeHart, Ralph Keller, Jonathan Turner, Sumi Choi and Tilman Wolf University, Applied Research Lab http://www.arl.wustl.edu/arl/

More information

Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab Washington University in St.

Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab Washington University in St. Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab William N. Eatherton 1 Design Goals For several Gigabit Switch related projects, a processing

More information

Design of a High Performance Dynamically Extensible Router

Design of a High Performance Dynamically Extensible Router Design of a High Performance Dynamically Extensible Router Fred Kuhns, John DeHart, Anshul Kantawala, Ralph Keller, John Lockwood, Prashanth Pappu, David Richards, David Taylor, Jyoti Parwatikar, Ed Spitznagel,

More information

Design and Evaluation of a High-Performance Dynamically Extensible Router

Design and Evaluation of a High-Performance Dynamically Extensible Router Design and Evaluation of a High-Performance Dynamically Extensible Router Fred Kuhns, John DeHart, Anshul Kantawala, Ralph Keller, John Lockwood, Prashanth Pappu, David Richard, David Taylor, Jyoti Parwatikar,

More information

Exercises. January 9, 2001 Router Plugins (Crossbow) Washington 1 WASHINGTON UNIVERSITY IN ST LOUIS

Exercises. January 9, 2001 Router Plugins (Crossbow) Washington 1 WASHINGTON UNIVERSITY IN ST LOUIS Exercises January 9, 2001 Router Plugins (Crossbow) Washington 1 Let s talk about Distribution and your plans. January 9, 2001 Router Plugins (Crossbow) Washington 2 Question? Is everyone experienced with

More information

NetFPGA Hardware Architecture

NetFPGA Hardware Architecture NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials NetFPGA http://netfpga.org 2 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block

More information

Professor Yashar Ganjali Department of Computer Science University of Toronto.

Professor Yashar Ganjali Department of Computer Science University of Toronto. Professor Yashar Ganjali Department of Computer Science University of Toronto yganjali@cs.toronto.edu http://www.cs.toronto.edu/~yganjali Today Outline What this course is about Logistics Course structure,

More information

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land 1 2 Basic Computer Ingredients Processor(s) and co-processors RAM main memory ROM initialization/start-up routines Peripherals: keyboard/mouse, display, mass storage, general I/O (printer, network, sound)

More information

Lesson 6 Intel Galileo and Edison Prototype Development Platforms. Chapter-8 L06: "Internet of Things ", Raj Kamal, Publs.: McGraw-Hill Education

Lesson 6 Intel Galileo and Edison Prototype Development Platforms. Chapter-8 L06: Internet of Things , Raj Kamal, Publs.: McGraw-Hill Education Lesson 6 Intel Galileo and Edison Prototype Development Platforms 1 Intel Galileo Gen 2 Boards Based on the Intel Pentium architecture Includes features of single threaded, single core and 400 MHz constant

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ACTI-788 all-in-one single board computer is designed to fit a high performance Celeron based CPU and compatible for high-end computer system application with PCI/ISA bus architecture.

More information

Implementation of an Open Multi-Service Router

Implementation of an Open Multi-Service Router Implementation of an Open Multi-Service Router Fred Kuhns, John DeHart, Ralph Keller, John Lockwood, Prashanth Pappu, Jyoti Parwatikar, Ed Spitznagel, David Richards, David Taylor, Jon Turner and Ken Wong

More information

Course Description PC Architecture for Technicians: Level-1 Systems Manufacturing Training and Employee Development Copyright 1996 Intel Corp.

Course Description PC Architecture for Technicians: Level-1 Systems Manufacturing Training and Employee Development Copyright 1996 Intel Corp. PC Architecture for Technicians: Level-1 Systems Manufacturing Training and Employee Development Copyright 1996 Intel Corp. Ch 0 - Page 1 PC Architecture for Technicians : Level-1 1 Introduction Typical

More information

A Convergence Architecture for GRID Computing and Programmable Networks

A Convergence Architecture for GRID Computing and Programmable Networks A Convergence Architecture for GRID Computing and Programmable Networks Christian Bachmeir, Peter Tabery, Dimitar Marinov, Georgi Nachev, and Jörg Eberspächer Munich University of Technology, Institute

More information

Hardware Laboratory Configuration

Hardware Laboratory Configuration Field-programmable Port Extender () January 2002 Workshop Hardware Laboratory Configuration John Lockwood, Lockwood@arl.wustl.edu Assistant Professor Washington University Department of Computer Science

More information

A Scalable High-Performance Active Network Node

A Scalable High-Performance Active Network Node A Scalable High-Performance Active Network Node D. Decasper, B. Plattner ETH Zurich G. Parulkar, S. Choi, J. DeHart, T. Wolf Washington U Presented by Jacky Chu Motivation Apply Active Network over gigabits

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6EX 1.1. PREFACE KEY FEATURES PERFORMANCE LIST...

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6EX 1.1. PREFACE KEY FEATURES PERFORMANCE LIST... 6EX TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II Processor & AGP...1-4 1.6 What is AGP?...

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BA

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BA 6BA TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II / III Processor...1-4 1.6. What is AGP?...1-5

More information

Computer Hardware Trouble Shooting or The computer won t work!!! Now what am I going to do?

Computer Hardware Trouble Shooting or The computer won t work!!! Now what am I going to do? Computer Hardware Trouble Shooting or The computer won t work!!! Now what am I going to do? Basic steps for diagnosing computer problems: 1. Look and listen the computer will give you some hints about

More information

IP : Internet Protocol

IP : Internet Protocol 1/20 IP : Internet Protocol Surasak Sanguanpong nguan@ku.ac.th http://www.cpe.ku.ac.th/~nguan Last updated: July 30, 1999 Agenda 2/20 IP functions IP header format Routing architecture IP layer 3/20 defines

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6EM 1.1. PREFACE KEY FEATURES PERFORMANCE LIST...

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6EM 1.1. PREFACE KEY FEATURES PERFORMANCE LIST... 6EM TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II Processor & AGP...1-4 1.6 What is AGP?...1-6

More information

v02.54 (C) Copyright , American Megatrends, Inc.

v02.54 (C) Copyright , American Megatrends, Inc. 1 Main Advanced H/W Monitor Boot Security Exit System Overview System Time System Date [ 14:00:09] [Tue 02/21/2006] BIOS Version : P4i65G BIOS P1.00 Processor Type : Intel (R) Pentium (R) 4 CPU 2.40 GHz

More information

The Internet. Overview. Network building blocks

The Internet. Overview. Network building blocks The Internet Lecture 24 Based in part on material from Computer Networks: A Systems Approach by Larry Peterson & Bruce Davie CS 638 Web Programming Overview Network building blocks Nodes: PC, special-purpose

More information

TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE KEY FEATURES PERFORMANCE LIST BLOCK DIAGRAM...

TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE KEY FEATURES PERFORMANCE LIST BLOCK DIAGRAM... Table of Contents TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE... 1-1 1.2. KEY FEATURES... 1-1 1.3. PERFORMANCE LIST... 1-3 1.4. BLOCK DIAGRAM... 1-4 1.5. INTRODUCE THE PCI - BUS... 1-5 1.6. FEATURES...

More information

Chapter 6: Network Layer. Introduction to Networks v5.1

Chapter 6: Network Layer. Introduction to Networks v5.1 Chapter 6: Network Layer Introduction to Networks v5.1 6.0 Introduction 6.1 Network Layer Protocols 6.2 Routing 6.3 Routers 6.4 Configure a Cisco Router 6.5 Summary 2013 Cisco and/or its affiliates. All

More information

1. Jumpers Location Diagram for "A47 ver 3.X" Main Board

1. Jumpers Location Diagram for A47 ver 3.X Main Board 1. Jumpers Location Diagram for "A47 ver 3.X" Main Board 1 2. Memory Configuration System Memory's Configuration. Following table illustrates how to expand the memory size on the main board. Capacity SIMM

More information

Chapter 6: Network Layer

Chapter 6: Network Layer Chapter 6: Network Layer Introduction to Networks v5.1 6.0 Introduction 6.1 Network Layer Protocols 6.2 Routing 6.3 Routers 6.4 Configure a Cisco Router 6.5 Summary 2 Upon completion of this section, you

More information

XE 900: Fastest EPIC board now available with Windows XPe

XE 900: Fastest EPIC board now available with Windows XPe XE 900: Fastest EPIC board now available with Windows XPe The XE 900 SBC is a high performance, low power, x86 workhorse for embedded applications. It is an EPIC form factor SBC with a rich family of I/O

More information

Learning with Purpose

Learning with Purpose Network Measurement for 100Gbps Links Using Multicore Processors Xiaoban Wu, Dr. Peilong Li, Dr. Yongyi Ran, Prof. Yan Luo Department of Electrical and Computer Engineering University of Massachusetts

More information

CSCI-GA Operating Systems. Networking. Hubertus Franke

CSCI-GA Operating Systems. Networking. Hubertus Franke CSCI-GA.2250-001 Operating Systems Networking Hubertus Franke frankeh@cs.nyu.edu Source: Ganesh Sittampalam NYU TCP/IP protocol family IP : Internet Protocol UDP : User Datagram Protocol RTP, traceroute

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ROBO-667 all-in-one single board computer is designed to fit a high performance Pentium-III based CPU and compatible for high-end computer system with PCI/ISA Bus architecture.

More information

EPIC board ensures reliability in the toughest environment

EPIC board ensures reliability in the toughest environment EPIC board ensures reliability in the toughest environment The XE 800 SBC is a high performance single board computer (SBC) with a rich family of essential I/O functions. It integrates video, serial ports,

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BXDS 1.1. PREFACE KEY FEATURES...1-1

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BXDS 1.1. PREFACE KEY FEATURES...1-1 6BXDS 1. INTRODUCTION TABLE OF CONTENTS 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II Processor...1-4 1.6. What is AGP?...1-6

More information

NetFPGA Update at GEC4

NetFPGA Update at GEC4 NetFPGA Update at GEC4 http://netfpga.org/ NSF GENI Engineering Conference 4 (GEC4) March 31, 2009 John W. Lockwood http://stanford.edu/~jwlockwd/ jwlockwd@stanford.edu NSF GEC4 1 March 2009 What is the

More information

Internetworking I: Basics. November 11, 1999

Internetworking I: Basics. November 11, 1999 15-213 Internetworking I: Basics November 11, 1999 Topics Internetworking with repeaters, bridges and gateways Internetworking with routers the Internet Protocol () datagram delivery addresses The internetworking

More information

Position of IP and other network-layer protocols in TCP/IP protocol suite

Position of IP and other network-layer protocols in TCP/IP protocol suite Position of IP and other network-layer protocols in TCP/IP protocol suite IPv4 is an unreliable datagram protocol a best-effort delivery service. The term best-effort means that IPv4 packets can be corrupted,

More information

Cisco UCS Diagnostics User Guide for B-Series Servers, Release 2.0

Cisco UCS Diagnostics User Guide for B-Series Servers, Release 2.0 First Published: 2018-03-13 Americas Headquarters Cisco Systems, Inc. 170 West Tasman Drive San Jose, CA 95134-1706 USA http://www.cisco.com Tel: 408 526-4000 800 553-NETS (6387) Fax: 408 527-0883 2018

More information

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info. A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment

More information

NPE-300 and NPE-400 Overview

NPE-300 and NPE-400 Overview CHAPTER 3 This chapter describes the network processing engine (NPE) models NPE-300 and NPE-400 and contains the following sections: Supported Platforms, page 3-1 Software Requirements, page 3-1 NPE-300

More information

CSE 120 Principles of Operating Systems

CSE 120 Principles of Operating Systems CSE 120 Principles of Operating Systems Spring 2018 Lecture 10: Paging Geoffrey M. Voelker Lecture Overview Today we ll cover more paging mechanisms: Optimizations Managing page tables (space) Efficient

More information

IPv6 is Internet protocol version 6. Following are its distinctive features as compared to IPv4. Header format simplification Expanded routing and

IPv6 is Internet protocol version 6. Following are its distinctive features as compared to IPv4. Header format simplification Expanded routing and INTERNET PROTOCOL VERSION 6 (IPv6) Introduction IPv6 is Internet protocol version 6. Following are its distinctive features as compared to IPv4. Header format simplification Expanded routing and addressing

More information

CS519: Computer Networks. Lecture 2: Feb 2, 2004 IP (Internet Protocol)

CS519: Computer Networks. Lecture 2: Feb 2, 2004 IP (Internet Protocol) : Computer Networks Lecture 2: Feb 2, 2004 IP (Internet Protocol) A hypothetical service You want a mail delivery service You have two choices: Acme Guaranteed Mail Delivery Service We never fail Rocko

More information

Internet Layers. Physical Layer. Application. Application. Transport. Transport. Network. Network. Network. Network. Link. Link. Link.

Internet Layers. Physical Layer. Application. Application. Transport. Transport. Network. Network. Network. Network. Link. Link. Link. Internet Layers Application Application Transport Transport Network Network Network Network Link Link Link Link Ethernet Fiber Optics Physical Layer Wi-Fi ARP requests and responses IP: 192.168.1.1 MAC:

More information

Lecture 8. Basic Internetworking (IP) Outline. Basic Internetworking (IP) Basic Internetworking (IP) Service Model

Lecture 8. Basic Internetworking (IP) Outline. Basic Internetworking (IP) Basic Internetworking (IP) Service Model Lecture 8 Basic Internetworking (IP) Reminder: Homework 3, Programming Project 2 due on Tuesday. An example internet is shown at right. Routers or gateways are used to connect different physical networks.

More information

Multimedia Communication. Project 6: Intelligent DiffServ

Multimedia Communication. Project 6: Intelligent DiffServ Multimedia Communication Project 6: Intelligent DiffServ Preliminary Design and interface definition (2003-07-08) Steffen Moser - 1 / 9 - Necessary tasks of a DiffServ aware router: Classifying Marking

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6VX PREFACE KEY FEATHERS

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6VX PREFACE KEY FEATHERS 6VX7 TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE... 1-1 1.2. KEY FEATHERS... 1-1 1.3. PERFORMANCE LIST... 1-2 1.4. BLOCK DIAGRAM... 1-3 1.5. INTRODUCE THE INTEL Celeron TM Socket 370 Processor... 1-4

More information

The PowerEdge 6450 systems offer the following major features:

The PowerEdge 6450 systems offer the following major features: The Dell PowerEdge 6450 system, which supports up to four Intel Pentium III Xeon microprocessors (and future generation Intel microprocessors), is a featurerich, enterprise class server that offers the

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION. Table of Contents 1.1. PREFACE KEY FEATHERS...

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION. Table of Contents 1.1. PREFACE KEY FEATHERS... Table of Contents TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE... 1-1 1.2. KEY FEATHERS... 1-1 1.3. PERFORMANCE LIST... 1-2 1.4. BLOCK DIAGRAM... 1-3 1.5. INTRODUCE THE PENTIUM II/ III PROCESSORS...

More information

CS 410/510. Mark P Jones Portland State University

CS 410/510. Mark P Jones Portland State University CS 41/51 Languages & Low-Level Programming Mark P Jones Portland State University Fall 21 Week 2: Bare Metal and the Boot Process 1 Copyright Notice These slides are distributed under the Creative Commons

More information

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1 Version 1 Instructions 1. Write your name and version number on the top of the yellow paper and the routing tables sheet. 2. Answer Question 2 on the routing tables sheet. 3. Answer Questions 1, 3, 4,

More information

Lecture 8. Reminder: Homework 3, Programming Project 2 due on Thursday. Questions? Tuesday, September 20 CS 475 Networks - Lecture 8 1

Lecture 8. Reminder: Homework 3, Programming Project 2 due on Thursday. Questions? Tuesday, September 20 CS 475 Networks - Lecture 8 1 Lecture 8 Reminder: Homework 3, Programming Project 2 due on Thursday. Questions? Tuesday, September 20 CS 475 Networks - Lecture 8 1 Outline Chapter 3 - Internetworking 3.1 Switching and Bridging 3.2

More information

Boot Sequence OBJECTIVES RESOURCES DISCUSSION PROCEDURE LAB PROCEDURE 2

Boot Sequence OBJECTIVES RESOURCES DISCUSSION PROCEDURE LAB PROCEDURE 2 LAB PROCEDURE 2 Boot Sequence OBJECTIVES 1. Show the boot sequence of Marcraft 8000 Trainer. 2. See the extended memory count. 3. Change settings in CMOS. 4. See the LED sequence. 5. Detect hard disk drives.

More information

CSE/EE 461 Lecture 13 Connections and Fragmentation. TCP Connection Management

CSE/EE 461 Lecture 13 Connections and Fragmentation. TCP Connection Management CSE/EE 461 Lecture 13 Connections and Fragmentation Tom Anderson tom@cs.washington.edu Peterson, Chapter 5.2 TCP Connection Management Setup assymetric 3-way handshake Transfer sliding window; data and

More information

Experience with the NetFPGA Program

Experience with the NetFPGA Program Experience with the NetFPGA Program John W. Lockwood Algo-Logic Systems Algo-Logic.com With input from the Stanford University NetFPGA Group & Xilinx XUP Program Sunday, February 21, 2010 FPGA-2010 Pre-Conference

More information

Systems Programming and Computer Architecture ( ) Timothy Roscoe

Systems Programming and Computer Architecture ( ) Timothy Roscoe Systems Group Department of Computer Science ETH Zürich Systems Programming and Computer Architecture (252-0061-00) Timothy Roscoe Herbstsemester 2016 AS 2016 Exceptions 1 17: Exceptions Computer Architecture

More information

Protocol Layers & Wireshark TDTS11:COMPUTER NETWORKS AND INTERNET PROTOCOLS

Protocol Layers & Wireshark TDTS11:COMPUTER NETWORKS AND INTERNET PROTOCOLS Protocol Layers & Wireshark TDTS11:COMPUTER NETWORKS AND INTERNET PROTOCOLS Mail seban649@student.liu.se Protocol Hi Hi Got the time? 2:00 time TCP connection request TCP connection response Whats

More information

v02.54 (C) Copyright , American Megatrends, Inc.

v02.54 (C) Copyright , American Megatrends, Inc. 1 Main Advanced H/W Monitor Boot Security Exit System Overview System Time System Date BIOS Version Processor Type Processor Speed Cache Size [ 14:00:09] [Fri 05/19/2006] : ConRoe865PE BIOS P1.00 : Intel

More information

v02.54 (C) Copyright , American Megatrends, Inc.

v02.54 (C) Copyright , American Megatrends, Inc. 1 Main Advanced H/W Monitor Boot Security Exit System Overview System Time System Date BIOS Version Processor Type Processor Speed Microcode Update Cache Size Total Memory DDR 1 DDR 2 [ 14:00:09] [Tue

More information

Introduction p. 1 The Need for Security p. 2 Public Network Threats p. 2 Private Network Threats p. 4 The Role of Routers p. 5 Other Security Devices

Introduction p. 1 The Need for Security p. 2 Public Network Threats p. 2 Private Network Threats p. 4 The Role of Routers p. 5 Other Security Devices Preface p. xv Acknowledgments p. xvii Introduction p. 1 The Need for Security p. 2 Public Network Threats p. 2 Private Network Threats p. 4 The Role of Routers p. 5 Other Security Devices p. 6 Firewall

More information

Cyclone V SoC PCI-Express Root Port Example Design. Application Note

Cyclone V SoC PCI-Express Root Port Example Design. Application Note Cyclone V SoC PCI-Express Root Port Example Design Application Note 7/1/2013 Table of Contents 1 Revision History... 4 2 Overview... 5 2.1 GSRD... 5 3 Hardware and Software Packages... 6 3.1 GSRD... 6

More information

So computers can't think in the same way that people do. But what they do, they do excellently well and very, very fast.

So computers can't think in the same way that people do. But what they do, they do excellently well and very, very fast. Input What is Processing? Processing Output Processing is the thinking that the computer does - the calculations, comparisons, and decisions. Storage People also process data. What you see and hear and

More information

BIOS UPDATES Click to scan for Bios Updates

BIOS UPDATES Click to scan for Bios Updates Phoenix BIOS Beep - BIOS Central 1 di 16 13/02/2012 19:45 Home Forums About Us Awards Contact Us Upgrade your BIOS BIOS UPDATES Click to scan for Bios Updates BIOS Post: Acer BIOS Post ALR BIOS Post AMIT/AMI

More information

The ROBO-8710VLA package should cover the following basic items

The ROBO-8710VLA package should cover the following basic items The ROBO-8710VLA all-in-one full size single board computer is designed to fit high performance and scalable Intel Pentium 4/Celeron processors and compatible for high-end industrial computer system with

More information

Systems in Silicon. Converting Élan SC400/410 Design to Élan SC520

Systems in Silicon. Converting Élan SC400/410 Design to Élan SC520 Converting Élan SC400/410 Design to Élan SC520 1 Élan SC400/410 Block Diagram Am486 Core 8K Cache Parallel Port Mobile Logic Blocks PCMCIA (2) (2) PIO 16550 UART SW Compatibility Blocks PIC DMA PIT (2)

More information

CS475 Networks Lecture 8 Chapter 3 Internetworking. Ethernet or Wi-Fi).

CS475 Networks Lecture 8 Chapter 3 Internetworking. Ethernet or Wi-Fi). Assignments Reading for Lecture 9: Section 3.3 3.2 Basic Internetworking (IP) Bridges and LAN switches from last section have limited ability CS475 Networks Lecture 8 Chapter 3 Internetworking is a logical

More information

Manual: Errata 1 P R E L I M I N A R Y. Manual Index: 07. CP605 Manual: 25095

Manual: Errata 1 P R E L I M I N A R Y. Manual Index: 07. CP605 Manual: 25095 CP605 Errata 1 Manual Index: 07 Table of Contents: 1. Reference: Page 5-3, Chapter 5, Phoenix BIOS... 1-3 ID 25095, Rev. 07 Errata 1-1 CP605 This page has been intentionally left blank. Errata 1-2 ID 25095,

More information

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685

Celeron EPIC Computer with GUI and Dual Ethernet SBC4685 Celeron EPIC Computer with GUI and Dual SBC4685 Features Ready to run Celeron/Pentium III computer Color flat-panel support Four serial ports CAN Bus interface PC/104 & PC/104-Plus expansion The SBC4685

More information

Gigabit Ethernet Packet Capture. User s Guide

Gigabit Ethernet Packet Capture. User s Guide Gigabit Ethernet Packet Capture User s Guide Copyrights Copyright 2009 CACE Technologies, Inc. All rights reserved. This document may not, in whole or part, be: copied; photocopied; reproduced; translated;

More information

Computer Networks Security: intro. CS Computer Systems Security

Computer Networks Security: intro. CS Computer Systems Security Computer Networks Security: intro CS 166 - Computer Systems Security A very easy network 3/14/16 Computer Networks: Intro 2 Two philosophers example Translator Language Translator Engineer Communication

More information

A Platform for High Performance Overlay Hosting Services

A Platform for High Performance Overlay Hosting Services A Platform for High Performance Overlay Hosting Services Jon Turner with Patrick Crowley, John DeHart, Brandon Heller, Fred Kuhns, Sailesh Kumar, John Lockwood, Jing Lu, Mike Wilson, Charlie Wiseman and

More information

CSE 473 Introduction to Computer Networks. Exam 1. Your name here: 10/3/2012

CSE 473 Introduction to Computer Networks. Exam 1. Your name here: 10/3/2012 CSE 473 Introduction to Computer Networks Jon Turner Exam 1 Your name here: 10/3/2012 1. (10 points). A user in St. Louis, connected to the internet via a 20 Mb/s (b=bits) connection retrieves a 250 KB

More information

service handbook chapter

service handbook chapter service handbook chapter hp vectra vl400 dt hp business pcs www.hp.com/go/vectrasupport tice Information contained in this document is subject to change without tice. Hewlett-Packard makes warr rranty

More information

v02.54 (C) Copyright , American Megatrends, Inc.

v02.54 (C) Copyright , American Megatrends, Inc. 1 Main Smart Advanced H/W Monitor Boot Security Exit System Overview System Time System Date BIOS Version Processor Type Processor Speed Microcode Update: 100F22/1000083 L1 Cache Size : 384KB L2 Cache

More information

Pharmacy college.. Assist.Prof. Dr. Abdullah A. Abdullah

Pharmacy college.. Assist.Prof. Dr. Abdullah A. Abdullah The kinds of memory:- 1. RAM(Random Access Memory):- The main memory in the computer, it s the location where data and programs are stored (temporally). RAM is volatile means that the data is only there

More information

IBM Shared Disk Clustering. Hardware Reference

IBM Shared Disk Clustering. Hardware Reference IBM Shared Disk Clustering Hardware Reference IBM IBM IBM Shared Disk Clustering Hardware Reference Note Before using this information and the product it supports, be sure to read the general information

More information

Lecture 9: Internetworking

Lecture 9: Internetworking Lecture 9: Internetworking CSE 123: Computer Networks Alex C. Snoeren HW 2 due WEDNESDAY So what does IP do? Addressing Fragmentation E.g. FDDI s maximum packet is 4500 bytes while Ethernet is 1500 bytes,

More information

Computer Fundamentals and Operating System Theory. By Neil Bloomberg Spring 2017

Computer Fundamentals and Operating System Theory. By Neil Bloomberg Spring 2017 Computer Fundamentals and Operating System Theory By Neil Bloomberg Spring 2017 INTRODUCTION This presentation will cover the fundamentals of Computer Operating Systems as a layered architecture using

More information

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1 Version 1 1. (20 Points) Given the class A network address 119.0.0.0 will be divided into a maximum of 15,900 subnets. a. (5 Points) How many bits will be necessary to address the 15,900 subnets? b. (5

More information

An Introduction to BORPH. Hayden Kwok-Hay So University of Hong Kong Aug 2, 2008 CASPER Workshop II

An Introduction to BORPH. Hayden Kwok-Hay So University of Hong Kong Aug 2, 2008 CASPER Workshop II An Introduction to BORPH Hayden Kwok-Hay So University of Hong Kong Aug 2, 2008 CASPER Workshop II Language Design Environment Applications OS System Integration Hardware System Integration Software Language

More information

Introduction Framing Payloads APIs NMSG. Robert Edmonds Internet Systems Consortium, Inc. December 3, 2009

Introduction Framing Payloads APIs NMSG. Robert Edmonds Internet Systems Consortium, Inc. December 3, 2009 Internet Systems Consortium, Inc. December 3, 2009 Introduction is a file and wire format for storing and transmitting blobs of information. Introduction is a file and wire format for storing and transmitting

More information

PISCES: A Programmable, Protocol-Independent Software Switch

PISCES: A Programmable, Protocol-Independent Software Switch PISCES: A Programmable, Protocol-Independent Software Switch Muhammad Shahbaz, Sean Choi, Ben Pfaff, Changhoon Kim, Nick Feamster, Nick McKeown, and Jennifer Rexford Fixed Set of Protocols Fixed-Function

More information

CS 455: INTRODUCTION TO DISTRIBUTED SYSTEMS [NETWORKING] Frequently asked questions from the previous class surveys

CS 455: INTRODUCTION TO DISTRIBUTED SYSTEMS [NETWORKING] Frequently asked questions from the previous class surveys CS 455: INTRODUCTION TO DISTRIBUTED SYSTEMS [NETWORKING] The Receiver's Buffer Small it may be But throttle the mightiest sender It can Not just the how much But also the when Or if at all Shrideep Pallickara

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ACTI-777 all-in-one single board computer is designed to fit a high performance Pentium-III FC-PGA based CPU and compatible for high-end computer system application with PCI/ISA

More information

GA - 686LX USER'S MANUAL. Pentium II Processor MAINBOARD. REV. 1 First Edition

GA - 686LX USER'S MANUAL. Pentium II Processor MAINBOARD. REV. 1 First Edition GA - 686LX USER'S MANUAL Pentium II Processor MAINBOARD REV. 1 First Edition GA-686LX The author assumes no responsibility for any errors or omissions which may appear in this document nor does it make

More information

BIOS SETUP UTILITY Main Advanced H/W Monitor Boot Security Exit. v02.54 (C) Copyright , American Megatrends, Inc. BIOS SETUP UTILITY

BIOS SETUP UTILITY Main Advanced H/W Monitor Boot Security Exit. v02.54 (C) Copyright , American Megatrends, Inc. BIOS SETUP UTILITY 1 Main Advanced H/W Monitor Boot Security Exit System Overview System Time System Date Total Memory DDR1 DDR2 [ 16:15:31] [Mon 12/25/2006] BIOS Version : P4VM890 BIOS P1.00 Processor Type : Intel (R) Pentium

More information

C14a: Internetworks and The Internet

C14a: Internetworks and The Internet CISC 7332X T6 C14a: Internetworks and The Internet Hui Chen Department of Computer & Information Science CUNY Brooklyn College 11/27/2018 CUNY Brooklyn College 1 Acknowledgements Some pictures used in

More information

EE 122: IP Forwarding and Transport Protocols

EE 122: IP Forwarding and Transport Protocols EE 1: IP Forwarding and Transport Protocols Ion Stoica (and Brighten Godfrey) TAs: Lucian Popa, David Zats and Ganesh Ananthanarayanan http://inst.eecs.berkeley.edu/~ee1/ (Materials with thanks to Vern

More information

Open Network Laboratory

Open Network Laboratory Open Network Laboratory Raj Jain Raj Jain Washington University in Saint Louis Saint Louis, MO 63130 Jain@wustl.edu Audio/Video recordings of this lecture are available on-line at: http://www.cse.wustl.edu/~jain/cse473-11/

More information

... Application Note AN-531. PCI Express System Interconnect Software Architecture. Notes Introduction. System Architecture.

... Application Note AN-531. PCI Express System Interconnect Software Architecture. Notes Introduction. System Architecture. PCI Express System Interconnect Software Architecture Application Note AN-531 Introduction By Kwok Kong A multi-peer system using a standard-based PCI Express (PCIe ) multi-port switch as the system interconnect

More information

Development of I/O Pass-through: Current Status & the Future. Nov 21, 2008 Yuji Shimada NEC System Technologies, Ltd.

Development of I/O Pass-through: Current Status & the Future. Nov 21, 2008 Yuji Shimada NEC System Technologies, Ltd. Development of I/O Pass-through: Current Status & the Future Nov 21, 2008 Yuji Shimada NEC System Technologies, Ltd. Agenda 1.Implementation of I/O Pass-through 2.Future Enhancement Plan 3.Challenges for

More information

Xilinx Answer QDMA DPDK User Guide

Xilinx Answer QDMA DPDK User Guide Xilinx Answer 70928 QDMA DPDK User Guide Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are

More information

v02.54 (C) Copyright , American Megatrends, Inc.

v02.54 (C) Copyright , American Megatrends, Inc. 1 Main Advanced H/W Monitor Boot Security Exit System Overview System Time System Date BIOS Version Processor Type Processor Speed Microcode Update : 10FF0/41 L1 Cache Size : 128KB L2 Cache Size : 1024KB

More information

ML410 VxWorks Workbench BSP and System Image Creation for the BSB Design Using EDK 8.2i SP2. April

ML410 VxWorks Workbench BSP and System Image Creation for the BSB Design Using EDK 8.2i SP2. April ML410 VxWorks Workbench BSP and System Image Creation for the BSB Design Using EDK 8.2i SP2 April 2007 Overview Hardware Setup Software Setup & Requirements Generate VxWorks BSP Create VxWorks Project

More information

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER Components of a personal computer - Summary Computer Case aluminium casing to store all components. Motherboard Central Processor Unit (CPU) Power supply

More information