Orccad Control Architecture
|
|
- Opal Potter
- 5 years ago
- Views:
Transcription
1 In Proceedings of the 9th ESA Workshop on Advanced Space Technologies for Robotics and Automation 'ASTRA 2006' ESTEC, Noordwijk, The Netherlands, November 28-30, 2006 Orccad Control Architecture K. Kapellos TRASYS R. Pissard-Gibollet, D. Simon, B. Espiau INRIA Rhone-Alpes 1
2 ORCCAD: A Three- Layered Control Architecture Decision Layer: Plans Discrete Event Systems Plans correct by construction Execution Layer: Tasks Event based specification Deterministic behaviour Formal methods and tools Functional Layer: Actions Automatic control theory Efficient real-time implementation 2 2
3 Plan Functional Layer Actions Tools Execution Layer Task Tools Decision Layer Concepts Tools 3 3
4 Functional Layer Action definition An Action is defined as the complete and parameterised specification of: A control law A local behavior rythmed by events Temporal constraints Examples: move_mast_to(), take_image(), Algorithmical part Wait a request to start Wait preconditions Activate the control law Wait and handle exceptions Until the post-conditions are satisfied Deactivate the control law START_Action ABORT_Action Behaviour Action_GoodEnd Action_handle_exc_k 4 4
5 Functional Layer Action Implementation Real-Time Multi-rate, multi-task Implementation Computation durations Activation period Priorities Assigned processor 5 5
6 Functional Layer The Actions specification Tool Development under Eclipse Plug-in for specification and code generation, connections with external modelling tools,. Use of XML format for data specification 6 6
7 The Execution Layer Decision Layer: Plans Execution Layer: Tasks Start_A1, Abort_A1,, Exceptions_A1 Functional Layer: Actions Start_An, Abort_An,, Exceptions_An 7 7
8 Execution Layer Task Definition Task is defined as a logical and temporal composition of Actions and Tasks. Examples: CriticalDeployment, Travel, Drill, do [ DrillMoveTo (); CloseImagerMoveTo (); [ CloseImagerMonitor() DrillExtractSample() ] ] watching Alarm do. 8 8
9 Execution Layer Formal Framework Reactive systems inputs Reactive system outputs Behavior of the system All allowed sequences of the input/output events Synchronous approach The duration of the system reaction is negligible wrt the input signal occurrences ESTEREL language Dedicated for reactive systems programming Compilation to finite state automata Tool for simulation, verification and code generation 9 9
10 Execution Layer The FORMID Tool Specification Selection of Actions/Tasks Provide the ESTEREL code that specifies the sequencing of the involved Actions/Tasks Esterel modules definition, declarations, are automatically produced 10 10
11 Execution Layer The FORMID Tool Task Simulation and Formal Verification Relationship between Actions/Events and Actions The execution of the Action/Task A1/T1 triggers is always preceded by always takes place during always implies the execution of the Action/Task A2/T2 The occurrence of the Event event triggers the execution of the Action/Task A2/T
12 Fault detection and Recovery Decision Layer: Plans exc type 3 replanning Execution Layer: Tasks exc type 2 exc type 2 exc type 2 Functional Layer: Actions exc type 1 exc type 1 exc type
13 Decision Layer: Supervisory Control Theory Objective : Create a new sequence of Tasks (a Plan) in case of a (re)-planning request ensuring its correctness wrt a set of constraints Models: Discrete Event Systems Properties & Objectives: Transition systems that express constraints on the behaviour of the system Events: distinguished between controllable and uncontrollable Derivation of a controller such that the resulting behavior of the closedloop system meets the control objectives u controller system c X system objective Does the system satisfy the objective? objective 13 13
14 Decision Layer: The basic entities Decision Layer Model of the System Controller Synthesis component Controller Execution component Execution Layer: Tasks Task 1 Task n 14 14
15 Decisional Layer: Tools Supremica [Prof. K. Akesson Chalmers University] HMI for generating the model of the system, the constraints and the objectives Algorithms to synthesise the controller (monolothic, BDD based and compositional) 15 15
16 Orccad and Associated Supervision Tools Linked with the generated code via DREAMS 16 16
FORMID : A Formal Specification And Verification Environment For DREAMS
In Proceedings of the 8th ESA Workshop on Advanced Space Technologies for Robotics and Automation 'ASTRA 2004' ESTEC, Noordwijk, The Netherlands, November 2-4, 2004 FORMID : A Formal Specification And
More informationOrccad, a Model Driven Architecture and Environment for Real-Time Control. Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon
1 Orccad, a Model Driven Architecture and Environment for Real-Time Control Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon 2 Orccad : status and motivations Model: Control design oriented
More informationORCCAD, robot controller model and its support using Eclipse Modeling tools
ORCCAD, robot controller model and its support using Eclipse Modeling tools Soraya Arias, Florine Boudin, Roger Pissard-Gibollet, Daniel Simon To cite this version: Soraya Arias, Florine Boudin, Roger
More informationAutomatic generation of discrete handlers of real-time continuous control tasks
Automatic generation of discrete handlers of real-time continuous control tasks Ahmed Soufyane Aboubekr, Gwenaël Delaval, Roger Pissard-Gibollet, Eric Rutten, Daniel Simon To cite this version: Ahmed Soufyane
More informationPredictable Execution with IEC 61499
Predictable Execution with IEC 61499 Li Hsien Yoong The University of Auckland Sequence of presentation What has been achieved: Deterministic behaviour of centralized IEC 61499 systems Current goal: Deterministic
More informationThe Esterel language
Pascal Raymond, Verimag-CNRS Introduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, sequential style (i.e.
More informationIntroduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, s
Pascal Raymond, Verimag-CNRS Introduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, sequential style (i.e.
More informationEmbedded Software Engineering
Embedded Software Engineering 3 Unit Course, Spring 2002 EECS Department, UC Berkeley Christoph Kirsch www.eecs.berkeley.edu/~fresco/giotto/course-2002 It s significant $4 billion development effort >
More informationModelling Large-Scale Discrete-Event Systems Using Modules, Aliases, and Extended Finite-State Automata
Proceedings of the 18th World Congress The International Federation of Automatic Control Modelling Large-Scale Discrete-Event Systems Using Modules, Aliases, and Exted Finite-State Automata Robi Malik
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Sanjit A. Seshia UC Berkeley EECS 149/249A Fall 2015 2008-2015: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved. Chapter 3: Discrete Dynamics,
More informationHow useful is the UML profile SPT without Semantics? 1
How useful is the UML profile SPT without Semantics? 1 Susanne Graf, Ileana Ober VERIMAG 2, avenue de Vignate - F-38610 Gières - France e-mail:{susanne.graf, Ileana.Ober}@imag.fr http://www-verimag.imag.fr/~{graf,iober}
More informationSpecifying and verifying active vision-based robotic systems with the Signal environment
Specifying and verifying active vision-based robotic systems with the Signal environment E. Marchand, Éric Rutten, Hervé Marchand, François Chaumette To cite this version: E. Marchand, Éric Rutten, Hervé
More informationDISCRETE-event dynamic systems (DEDS) are dynamic
IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, VOL. 7, NO. 2, MARCH 1999 175 The Supervised Control of Discrete-Event Dynamic Systems François Charbonnier, Hassane Alla, and René David Abstract The supervisory
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationBy: Chaitanya Settaluri Devendra Kalia
By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility
More informationAutomatic modeling and simulation of robot program behavior in integrated virtual preparation and commissioning
Procedia Manufacturing 00 (2017) 1 8 www.elsevier.com/locate/procedia 27th International Conference on Flexible Automation and Intelligent Manufacturing, FAIM2017, 27-30 June 2017, Modena, Italy Automatic
More informationFormal Modeling of BPEL Workflows Including Fault and Compensation Handling
Formal Modeling of BPEL Workflows Including Fault and Compensation Handling Máté Kovács, Dániel Varró, László Gönczy kovmate@mit.bme.hu Budapest University of Technology and Economics Dept. of Measurement
More informationRafael Mota Gregorut. Synthesising formal properties from statechart test cases
University of São Paulo Institute of Mathematics and Statistics Bachelor in Computer Science Rafael Mota Gregorut Synthesising formal properties from statechart test cases São Paulo December 2015 Synthesising
More informationXEVE, an ESTEREL Verification Environment
XEVE, an ESTEREL Verification Environment Amar Bouali INRIA, B.P. 93, F-06902 Sophia-Antipolis cedex amar@sophia, inria, fr Abstract. We describe the verification methods and tools we are currently developing
More informationBehaviour Diagrams UML
Behaviour Diagrams UML Behaviour Diagrams Structure Diagrams are used to describe the static composition of components (i.e., constraints on what intstances may exist at run-time). Interaction Diagrams
More informationAutonomous Robotics Toolbox ASTRA November 2004, ESA/ESTEC, Noordwijk, The Netherlands
In Proceedings of the 8th ESA Workshop on Advanced Space Technologies for Robotics and Automation 'ASTRA 2004' ESTEC, Noordwijk, The Netherlands, November 2-4, 2004 Autonomous Robotics Toolbox ASTRA 2004
More informationOverview of SRI s. Lee Pike. June 3, 2005 Overview of SRI s. Symbolic Analysis Laboratory (SAL) Lee Pike
June 3, 2005 lee.s.pike@nasa.gov Model-Checking 101 Model-checking is a way automatically to verify hardware or software. For a property P, A Model-checking program checks to ensure that every state on
More informationA Domain-Specific Language for Multi-task Systems, applying Discrete Controller Synthesis
INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE A Domain-Specific Language for Multi-task Systems, applying Discrete Controller Synthesis Gwenaël Delaval Éric Rutten N 5690 October 25,
More informationFormalizing Timing Diagram Requirements:
in Discrete Duration Calculus Rajmohan Mattaplacket 1, Paritosh 1, Amol Wakankar 2 Tata Institute of Fundamental Research, Mumbai Bhabha Atomic Research Center, Mumbai November 25, 2017 Formal Requirement
More informationIntegrated HW/SW Systems: Requirements
TECHNISCHE UNIVERSITÄT ILMENAU Integrated HW/SW Systems: Requirements Integrated Communication Systems http://www.tu-ilmenau.de/iks Analysis process Functional requirements Performance requirements Real-time
More informationCoverage Criteria for Model-Based Testing using Property Patterns
Coverage Criteria for Model-Based Testing using Property Patterns Kalou Cabrera Castillos 1, Frédéric Dadeau 2, Jacques Julliand 2 1 LAAS Toulouse, France 2 FEMTO-ST Besançon, France MBT workshop April
More informationSymbolic Synthesis of Observability Requirements for Diagnosability
Symbolic Synthesis of Observability Requirements for Diagnosability B. Bittner 1,2 M.Bozzano 2 A. Cimatti 2 X. Olive 3 1 University of Amsterdam, Science Park 904, 1098XH Amsterdam, The Netherlands bittner@science.uva.nl
More informationMonitoring Interfaces for Faults
Monitoring Interfaces for Faults Aleksandr Zaks RV 05 - Fifth Workshop on Runtime Verification Joint work with: Amir Pnueli, Lenore Zuck Motivation Motivation Consider two components interacting with each
More informationTowards Validated Real-Time Software
Towards Validated Real-Time Software Valérie BERTIN, Michel POIZE, Jacques PULOU France Télécom - Centre National d'etudes des Télécommunications 28 chemin du Vieux Chêne - BP 98-38243 Meylan cedex - France
More informationSynchronous Statecharts. Christian Motika
Execution (KlePto) Esterel to transformation (KIES) Synchronous Statecharts for executing Esterel with Ptolemy Christian Motika Real-Time Systems and Embedded Systems Group Department of Computer Science
More informationIDS IN CLOUD COMPUTING A NOVEL MULTI-AGENT SPECIFICATION METHOD
IDS IN CLOUD COMPUTING A NOVEL MULTI-AGENT SPECIFICATION METHOD R.ROMADI, S.EDDAHMANI, B.BOUNABAT Equip of Information Research and Indexing Documents Texts and Multimedia ENSIAS, Rabat, Morocco E-mail
More informationAbstract. 1. Conformance. 2. Introduction. 3. Abstract User Interface
MARIA (Model-based language for Interactive Applications) W3C Working Group Submission 3 February 2012 Editors: Fabio Paternò, ISTI-CNR Carmen Santoro, ISTI-CNR Lucio Davide Spano, ISTI-CNR Copyright 2012
More informationUltraDES - A Library for Modeling, Analysis and Control of Discrete Event Systems
UltraDES - A Library for Modeling, Analysis and Control of Discrete Event Systems Lucas V. R. Alves Lucas R. R. Martins Patrícia N. Pena COLTEC - Universidade Federal de Minas Gerais Belo Horizonte, MG,
More informationANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES
49. Internationales Wissenschaftliches Kolloquium Technische Universität Ilmenau 27.-30. September 2004 Holger Rath / Horst Salzwedel ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES Abstract
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationCOURSE: DATA STRUCTURES USING C & C++ CODE: 05BMCAR17161 CREDITS: 05
COURSE: DATA STRUCTURES USING C & C++ CODE: 05BMCAR17161 CREDITS: 05 Unit 1 : LINEAR DATA STRUCTURES Introduction - Abstract Data Types (ADT), Arrays and its representation Structures, Stack, Queue, Circular
More informationHybrid System Modeling: Operational Semantics Issues
Hybrid System Modeling: Operational Semantics Issues Edward A. Lee Professor UC Berkeley OMG Technical Meeting Feb. 4, 2004 Anaheim, CA, USA Special thanks to Jie Liu, Xiaojun Liu, Steve Neuendorffer,
More informationHierarchical FSMs with Multiple CMs
Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung
More informationPetri Nets ee249 Fall 2000
Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow
More informationAutomatic Testing with Formal Methods
November 30th, 2010 Testing is Inevitable Can be applied to the actual implementation Scales up Can be applied to the actual implementation No need to build a model of the system It is complex to build
More informationThe Montana Toolset: OSATE Plugins for Analysis and Code Generation
Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005
More informationHardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
More informationDesign framework for reliable and environment aware management of smart environment devices
Sylla et al. Journal of Internet Services and Applications (2017) 8:16 DOI 10.1186/s13174-017-0067-y Journal of Internet Services and Applications RESEARCH Open Access Design framework for reliable and
More informationLusRegTes: A Regression Testing Tool for Lustre Programs
International Journal of Electrical and Computer Engineering (IJECE) Vol. 7, No. 5, October 2017, pp. 2635~2644 ISSN: 2088-8708, DOI: 10.11591/ijece.v7i5.pp2635-2644 2635 LusRegTes: A Regression Testing
More informationA Symbolic Model Checking Approach to On-Board Autonomy
AAAI 2011 Workshop on Generalized Planning Artificial Alessandro Cimatti A Symbolic Model Checking Approach to On-Board Autonomy Alessandro Cimatti Embedded System Unit Fondazione Bruno Kessler Trento,
More informationEmbedded software design with Polychrony
Embedded software design with Polychrony DATE 09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools Jean-Pierre Talpin, RIA List of contributors
More informationUnified Modeling Language 2
Unified Modeling Language 2 State machines 109 History and predecessors 1950 s: Finite State Machines Huffmann, Mealy, Moore 1987: Harel Statecharts conditions hierarchical (and/or) states history states
More information6 NFA and Regular Expressions
Formal Language and Automata Theory: CS21004 6 NFA and Regular Expressions 6.1 Nondeterministic Finite Automata A nondeterministic finite automata (NFA) is a 5-tuple where 1. is a finite set of states
More informationSimulation of Timed Input/Output Automata
Simulation of Timed Input/Output Automata M.Eng Thesis Proposal Panayiotis P. Mavrommatis December 13, 2005 Abstract This proposal describes the design of the TIOA Simulator, a vital component of the TIOA
More informationSCCharts. Sequentially Constructive Charts
SCCharts Sequentially Constructive Charts Reinhard von Hanxleden, Björn Duderstadt, Christian Motika, Steven Smyth, Michael Mendler, Joaquin Aguado, Stephen Mercer, and Owen O Brien Real-Time Systems and
More informationChalmers Publication Library
Chalmers Publication Library Sequence Planning Using Multiple and Coordinated Sequences of Operations This document has been downloaded from Chalmers Publication Library (CPL). It is the author s version
More informationIntroduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation
Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,
More informationCourse Introduction to Matlab and Simulink - Stateflow
Course Introduction to Matlab and Simulink - Stateflow Emanuele Ruffaldi June 08, 2017 http://www.eruffaldi.com/wp/introduction-to-matlab-and-simulink/ Scuola Superiore Sant Anna, Pisa Event-driven Systems
More informationCOMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University
Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics
More informationUpdates on SCCharts Christian Motika Steven Smyth
Updates on SCCharts Updates on SCCharts Christian Motika Steven Smyth SYNCHRON 2015 04. DEC 2015, Kiel 1 Reactive System Updates on SCCharts Safety-critical systems State based reactions Concurrency Synchronous
More informationPRET-C: A New Language for Programming Precision Timed Architectures (extended abstract)
PRET-C: A New Language for Programming Precision Timed Architectures (extended abstract) Sidharta Andalam 1, Partha S Roop 1, Alain Girault 2, and Claus Traulsen 3 1 University of Auckland, New Zealand
More informationFlexRay International Workshop. FAN analysis
FlexRay International Workshop 16 th and 17 th April, 2002 Munich FAN analysis Dipl. Inf. Jens Lisner - University of Essen Project FAN - Goals Verify the design of FlexRay in particular: countermeasures
More informationThe Synchronous Languages 12 Years Later
The Synchronous Languages 12 Years Later Tawatchai Siripanya Seminar in Programming Language(19666) Advisor: Lilit Hakobyan Supervisor: Prof. Dr. Elfriede Fehr Institute of Computer Science Freie Universität
More informationDistributed Systems Programming (F21DS1) Formal Verification
Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on
More informationAhierarchicalandconcurrentapproachfor IEC function blocks
Ahierarchicalandconcurrentapproachfor IEC 61499 function blocks Gareth D. Shaw, Dr. Partha S. Roop, Prof. Zoran Salcic Department of Electrical and Computer Engineering University of Auckland, Auckland
More informationAsynchronous synthesis techniques for coordinating autonomic managers in the cloud
Asynchronous synthesis techniques for coordinating autonomic managers in the cloud Rim Abid, Gwen Salaün, Noël De Palma To cite this version: Rim Abid, Gwen Salaün, Noël De Palma. Asynchronous synthesis
More informationModular Petri Net Processor for Embedded Systems
Modular Petri Net Processor for Embedded Systems Orlando Micolini 1, Emiliano N. Daniele, Luis O. Ventre Laboratorio de Arquitectura de Computadoras (LAC) FCEFyN Universidad Nacional de Córdoba orlando.micolini@unc.edu.ar,
More informationLecture 9: Reachability
Lecture 9: Reachability Outline of Lecture Reachability General Transition Systems Algorithms for Reachability Safety through Reachability Backward Reachability Algorithm Given hybrid automaton H : set
More informationOverview of a new Robot Controller Development Methodology
Overview of a new Robot Controller Development Methodology R. Passama 1,2, D. Andreu 1, C. Dony 2, T. Libourel 2 1 Robotics Department 2 Computer sciences Department LIRMM, 161 rue Ada 34392 Montpellier,
More informationTask Sequencing for Optimizing the Computation Cycle in a Timed Computation Model
Task Sequencing for Optimizing the Computation Cycle in a Timed Computation Model Sebastian Fischmeister and Guido Menkhaus, University of Salzburg, Austria Abstract Recent developments in embedded control
More informationAbout the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Compiler Design
i About the Tutorial A compiler translates the codes written in one language to some other language without changing the meaning of the program. It is also expected that a compiler should make the target
More informationVHDL framework for modeling fuzzy automata
Doru Todinca Daniel Butoianu Department of Computers Politehnica University of Timisoara SYNASC 2012 Outline Motivation 1 Motivation Why fuzzy automata? Why a framework for modeling FA? Why VHDL? 2 Fuzzy
More informationMURPHY S COMPUTER LAWS
Bosch Workshop 04/08/18 Brandenburg University of Technology at Cottbus, Dep. of Computer Science MURPHY S COMPUTER LAWS (1) No program without faults. DEPENDABLE SOFTWARE - AN UNREALISTIC DREAM OR JUST
More informationIngegneria del Software Corso di Laurea in Informatica per il Management. Introduction to UML
Ingegneria del Software Corso di Laurea in Informatica per il Management Introduction to UML Davide Rossi Dipartimento di Informatica Università di Bologna Modeling A model is an (abstract) representation
More informationVerification and Validation meet Planning and Scheduling
Verification and Validation meet Planning and Scheduling AndreA Orlandini (CNR-ISTC) Email: andrea.orlandini@istc.cnr.it National Research Council of Italy (CNR-ISTC) P&S Autonomy and V&V P&S systems are
More informationLexical Analysis - 2
Lexical Analysis - 2 More regular expressions Finite Automata NFAs and DFAs Scanners JLex - a scanner generator 1 Regular Expressions in JLex Symbol - Meaning. Matches a single character (not newline)
More informationVIMANCO: Vision manipulation of non-cooperative objects
VIMANCO: Vision manipulation of non-cooperative objects K. Kapellos, François Chaumette, M. Vergauwen, A. Rusconi, L. Joudrier To cite this version: K. Kapellos, François Chaumette, M. Vergauwen, A. Rusconi,
More informationHow to explicitly defines MoCCs within a model
CCSL@work: How to explicitly defines MoCCs within a model AOSTE sophia I3S/UNS/INRIA Synchron 2010 1 CCSL@work: the RT-Simex project (or a mean to check an implementation against its specification ) AOSTE
More informationSCADE S E M I N A R I N S O F T W A R E E N G I N E E R I N G P R E S E N T E R A V N E R B A R R
SCADE 1 S E M I N A R I N S O F T W A R E E N G I N E E R I N G P R E S E N T E R A V N E R B A R R What is SCADE? Introduction 2 Software Critical Application Development Environment, a Lustrebased IDE
More informationThe AXML Artifact Model
1 The AXML Artifact Model Serge Abiteboul INRIA Saclay & ENS Cachan & U. Paris Sud [Time09] Context: Data management in P2P systems 2 Large number of distributed peers Peers are autonomous Large volume
More informationModel-based the gap from the functional requirements to TestStand test sequences!
Model-based the gap from the functional requirements to TestStand test sequences! Abstract: Validation still need optimization and tools support to efficiently deal with today complex systems. TestStand
More informationCyber Physical System Verification with SAL
Cyber Physical System Verification with July 22, 2013 Cyber Physical System Verification with Outline 1 2 3 4 5 Cyber Physical System Verification with Table of Contents 1 2 3 4 5 Cyber Physical System
More informationHardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
More informationCodesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.
Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web. Embedded Processor Types General Purpose Expensive, requires
More informationChalmers Publication Library
Chalmers Publication Library Application of Formal Verification to the Lane Change Module of an Autonomous Vehicle This document has been downloaded from Chalmers Publication Library (CPL). It is the author
More informationVirtual Plant for Control Program Verification
2011 International Conference on Circuits, System and Simulation IPCSIT vol.7 (2011) (2011) IACSIT Press, Singapore Virtual Plant for Control Program Verification Sangchul Park 1 + and June S. Jang 2 1
More informationComparator: A Tool for Quantifying Behavioural Compatibility
Comparator: A Tool for Quantifying Behavioural Compatibility Meriem Ouederni, Gwen Salaün, Javier Cámara, Ernesto Pimentel To cite this version: Meriem Ouederni, Gwen Salaün, Javier Cámara, Ernesto Pimentel.
More informationExecuting SyncCharts with Ptolemy
Executing SyncCharts with Christian Motika Real-Time Systems and Embedded Systems Group Department of Computer Science Christian-Albrechts-Universität zu Kiel, Germany KIEL ER SYNCHRON Workshop 2010 Frejús,
More informationA Specification Language for Distributed Components
A Specification Language for Distributed Components Antonio Cansado Denis Caromel Ludovic Henrio Eric Madelaine Marcela Rivera Emil Salageanu 1 OASIS Team INRIA Sophia Antipolis, France Parallel, Distributed
More informationSynchronous reactive programming
Synchronous reactive programming Marcus Sundman Department of Computer Science Åbo Akademi University, FIN-20520 Åbo, Finland e-mail: marcus.sundman@iki.fi URL: http://www.iki.fi/marcus.sundman/ Abstract
More informationControl and Real-time Scheduling Co-design : Application to Robust Robot Control
Control and Real-time Scheduling Co-design : Application to Robust Robot Control Daniel Simon, David Robert, Olivier Sename To cite this version: Daniel Simon, David Robert, Olivier Sename. Control and
More informationModeling, Testing and Executing Reo Connectors with the. Reo, Eclipse Coordination Tools
Replace this file with prentcsmacro.sty for your meeting, or with entcsmacro.sty for your meeting. Both can be found at the ENTCS Macro Home Page. Modeling, Testing and Executing Reo Connectors with the
More informationSpecification and Analysis of Contracts Tutorial
Specification and Analysis of Contracts Tutorial Gerardo Schneider gerardo@ifi.uio.no http://folk.uio.no/gerardo/ Department of Informatics, University of Oslo Gerardo Schneider (UiO) Specification and
More informationArchitecture and Tools for Autonomy in Space
Architecture and Tools for Autonomy in Space Malik Ghallab, Félix Ingrand, Solange Lemai, Frédéric Py LAAS/CNRS, 7 avenue du Colonel Roche, F-31077 Toulouse Cedex 04, France {first-name.last-name}@laas.fr
More informationModeling Statecharts and Activitycharts as Signal Equations
Modeling Statecharts and Activitycharts as Signal Equations J.-R. BEAUVAIS IRISA/INRIA-Rennes E. RUTTEN INRIA Rhône-Alpes and T. GAUTIER, R. HOUDEBINE, P. LE GUERNIC, and Y.-M. TANG IRISA/INRIA-Rennes
More information7-1. This chapter explains how to set and use Event Log Overview Event Log Management Creating a New Event Log...
7-1 7. This chapter explains how to set and use. 7.1. Overview... 7-2 7.2. Management... 7-2 7.3. Creating a New... 7-8 7-2 7.1. Overview The following are the basic steps to use : 1. Define event content
More informationTerraML A Cell-Based Modeling Language for. an Open-Source GIS Library
TerraML A Cell-Based Modeling Language for an Open-Source GIS Library Bianca Pedrosa 1, Frederico Fonseca 2, Gilberto Camara 1, Ricardo Cartaxo 1 {bianca,gilberto, cartaxo}@dpi.inpe.br 1 Image Processing
More informationThe Embedded Systems Design Challenge. EPFL Verimag
The Embedded Systems Design Challenge Tom Henzinger Joseph Sifakis EPFL Verimag Formal Methods: A Tale of Two Cultures Engineering Computer Science Differential Equations Linear Algebra Probability Theory
More informationSciduction: Combining Induction, Deduction and Structure for Verification and Synthesis
Sciduction: Combining Induction, Deduction and Structure for Verification and Synthesis (abridged version of DAC slides) Sanjit A. Seshia Associate Professor EECS Department UC Berkeley Design Automation
More informationFault Detection of Reachability Testing with Game Theoretic Approach
Fault Detection of Reachability Testing with Game Theoretic Approach S. Preetha Dr.M. Punithavalli Research Scholar, Karpagam University, Coimbatore. Director, Sri Ramakrishna Engineering College, Coimbatore.
More informationFormal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems
Formal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems Arne Hamann, Corporate Research, Robert Bosch GmbH Joint work with: Matthias Wöhrle (Bosch), Goran Frehse (Université
More informationSimulink/Stateflow. June 2008
Simulink/Stateflow Paul Caspi http://www-verimag.imag.fr/ Pieter Mosterman http://www.mathworks.com/ June 2008 1 Introduction Probably, the early designers of Simulink in the late eighties would have been
More informationInteraction Testing. Chapter 15
Interaction Testing Chapter 15 Interaction faults and failures Subtle Difficult to detect with testing Usually seen after systems have been delivered In low probability threads Occur after a long time
More informationThe SPIN Model Checker
The SPIN Model Checker Metodi di Verifica del Software Andrea Corradini Lezione 1 2013 Slides liberamente adattate da Logic Model Checking, per gentile concessione di Gerard J. Holzmann http://spinroot.com/spin/doc/course/
More informationUNIT I. 3. Write a short notes on process view of 4+1 architecture. 4. Why is object-oriented approach superior to procedural approach?
Department: Information Technology Questions Bank Class: B.E. (I.T) Prof. Bhujbal Dnyaneshwar K. Subject: Object Oriented Modeling & Design dnyanesh.bhujbal11@gmail.com ------------------------------------------------------------------------------------------------------------
More information