Updates on SCCharts Christian Motika Steven Smyth

Size: px
Start display at page:

Download "Updates on SCCharts Christian Motika Steven Smyth"

Transcription

1 Updates on SCCharts Updates on SCCharts Christian Motika Steven Smyth SYNCHRON DEC 2015, Kiel 1

2 Reactive System Updates on SCCharts Safety-critical systems State based reactions Concurrency Synchronous Language SCCharts = SyncCharts Syntax + Sequential Constructive Semantics 1

3 Interface declaration Region ID Recall SCCharts Updates on SCCharts Root state Local declaration Transition trigger/effect Initial state Superstate Anonymous simple state Immediate transition Transition priority Termination Named simple state Final state Suspension Connector Count delay History transition Conditional termination Complex final state 3 1: y > -10 2: x <= 0 1: y > 0 Signal Initialization Entry/During /Exit actions Deferred transition Strong abort Pre operator Weak abort Core-SCCharts Small set of simple features ease Rich set of advanced SCCharts = SyncCharts down stream Syntax + Sequential Constructive Semantics compilation Extended- SCCharts features ease modeling 2

4 SCCharts = SyncCharts Syntax + Sequential Constructive Semantics 3

5 ALDO Example Updates on SCCharts Interface Concurrency Local Variables Instantaneous Communication SCCharts = SyncCharts Syntax + Sequential Constructive Semantics Signals Preemption 4

6 Modeling ALDO Updates on SCCharts Textual View and Editing SCChart Graphical View [VL/HCC 13] Transition State SCCharts = SyncCharts Syntax + Sequential Constructive Semantics Abstract Model 5

7 Modeling ALDO Demo Updates on SCCha 6

8 Updates on SCCharts Reliable Compiler + Reliable Models + Praticability [SYNCHRON 14] Single-Pass Language-Driven Incremental Compilation (SLIC) [ISOLA 14] Interactive Model-Transformation-Based Compiler Intemediate Results: White-Box Compiler Modeled Diagram Textual Modeling Select Transformation Compiler (Intermediate) Transformed Diagram / Code SCCharts = SyncCharts Syntax + Sequential Constructive Semantics 7

9 KIELER Updates Compiler on SCCharts (2) Textual Modeling Modeled Diagram (Intermediate) Transformed Diagram / Code Compiler Select Transformation Single-Pass Language-Driven Incremental Compilation (SLIC) Original Model Intermediate Model Fully trans- Formed Model 8

10 SLIC Order Updates on SCCharts 9

11 SLIC Order Updates on SCCharts 9

12 SCCharts Updates Compilation on SCCharts for ALDO 10

13 Compiling ALDO (1) Updates on SCChar t(s Signal During Abort Initalization Entry Connector Extended Core Normalized SCG 11

14 Compiling Updates on ALDO SCCharts (2) expand signal 12

15 Compiling Updates on ALDO SCCharts (3) expand during action 13

16 Compiling Updates on ALDO SCCharts (4) expand abort 14

17 Compiling Updates on ALDO SCCharts (5) expand initialization 15

18 Compiling Updates on ALDO SCCharts (6) expand entry 16

19 Compiling Updates on ALDO SCCharts (7) expand connector 17

20 Compiling Updates on ALDO SCCharts (8) normalization 18

21 Compiling Updates on ALDO SCCharts (9) SCG transformation 19

22 Compiling ALDO Demo Updates on SCCha 20

23 Usage expands Feature produces Transformation not handles registers registers consists of Kieler Compiler (KiCo) 2.0 registers Processor EObject EObject EObject uses KiCo by calling EObject KiCo.compile(EObject, ID1, ID2) KiCo.UI Auto Selection Visual Feedback Feature Selection Select All / Expand All Auto Selection On/Off Different Views Compile Chains 21

24 Feature Usage (2) expands produces not handles Transformation registers registers consists of Kieler Compiler (KiCo) 2.0 registers Processor uses KiCo by calling EObject KiCo.compile(EObject, ID1, ID2) EObject EObject EObject KiCo.Server HTTP Protocol 1. Read request 2. Parse Model 3. Call KiCo.compile() 4. Serialize result 5. Send back result HTTP request / respond External Application Web Browser 22

25 Usage (3) Updates on SCCha 23

26 Usage Demo Updates on SCCha 24

27 Regression Tests Updates on SCCha 25

28 ABROINO: ABRO SCChart running on Arduino, Dec

29 More Some more student projects 27

30 Proxy Prox States Application models often contained proxy states that accumulate equations and were left immediately Proxy state within the Railway project Proxy state within the Mindstorms project 28

31 Proxy Prox States Application models often contained proxy states that accumulate equations and were left immediately Would be really cool if we could express this in a dataflow way. However, we don t want to change the semantics of Core SCCharts! Add a new Extended SCCharts feature! Proxy state within the Mindstorms project 29

32 Interface declaration Region ID Recall SCCharts Updates on SCCharts Root state Local declaration Transition trigger/effect Initial state Superstate Anonymous simple state Immediate transition Transition priority Termination Named simple state Final state Suspension Connector Count delay History transition Conditional termination Complex final state 3 1: y > -10 2: x <= 0 1: y > 0 Signal Initialization Entry/During /Exit actions Deferred transition Strong abort Pre operator Weak abort Core-SCCharts Small set of simple features ease Rich set of advanced SCCharts = SyncCharts down stream Syntax + Sequential Constructive Semantics compilation Extended- SCCharts features ease modeling 30

33 Dataflow Prox Regions Add dataflow regions as Extended SCCharts feature Simple input/output example Simple equation example Node example 31

34 Dataflow Prox Regions Dataflow regions and control-flow regions co-exist Defining new node Containing an control-flow region Expanded control shows embedded sub-chart Or simply reference another SCChart 32

35 Dataflow Prox Regions Dataflow regions and control-flow regions co-exist Hybrid SCCharts example 33

36 Dataflow Transformation Prox Several approaches a possible to transform the extended feature Minimal example Transform single pass evaluation with concurrent regions Transform single pass evaluation with initial and final state Transform frequent evaluation Transform frequent evaluation Initialize-Update-Read protocol 34

37 SCCharts Model Railway Controller Project 2014 STATES: 1,628 modeled 135,000 expanded 35

38 (3) (before the crash) SCCharts Quadrocopter Project

39 (4) (before the crash) SCCharts Lego Mindstorms Project

40 CHARLES ANDRÉ. Semantics of SyncCharts, To Go Further GÉRARD BERRY. The Esterel v5 Language Primer, MOTIKA, C., SMYTH, S., AND VON HANXLEDEN, R. Compiling SCCharts A Case-Study on Interactive Model-Based Compilation. 6th International Symposium On Leveraging of Formal Methods, Verification (ISoLA 14), Corfu, Oct SCHNEIDER, C., SPÖNEMANN, M., AND VON HANXLEDEN, R. Just model! Putting automatic synthesis of node-link-diagrams into practice. In Proceedings of the IEEE Symposium on Visual Languages and Human- Centric Computing (VL/HCC 13) (San Jose, CA, USA, Sept. 2013). UNI KIEL, REAL-TIME AND EMBEDDED SYSTEMS GROUP. KIELER & SCCharts webpage. & VON HANXLEDEN, R., LEE, E. A., MOTIKA, C., AND FUHRMANN, H. Multi-view modeling and pragmatics in 2020 position paper on designing complex cyber-physical systems. In Proceedings of the 17th International Monterey Workshop on Development, Operation and Management of Large-Scale Complex IT Systems, LNCS (Oxford, UK, Dec. 2012), vol VON HANXLEDEN, R., DUDERSTADT, B., MOTIKA, C., SMYTH, S., MENDLER, M., AGUADO, J., MERCER, S., AND O BRIEN, O. Sequentially Constructive Concurrency A conservative extension of the synchronous model of computation. Proc. ACM SIGPLAN conference on Programming Language Design and Implementation (PLDI 14), Edinburgh, Jun

41 That s all Folks - Thank You! 39

42 Traditional vs. Interactive SLIC vs. Modeled Diagram Textual Modeling Select Transformation Compiler (Intermediate) Transformed Diagram / Code BAK 1

43 Traditional vs. Interactive SLIC BAK 2

44 SCCharts Modeling User Story 1. Edit SCT code 3. Inspect original + transformed SCChart 4. Adjust layout Textual Entry Visual Browsing Layout Control Interactive Compilation Control 2. Select transformations BAK 3

45 Mapping SCCharts to SCG BAK 4

46 KiCo Selection Algorithm BAK 5

47 Test File Creation (ESO) BAK 6

48 Model Railway Track Scheme BAK 7

49 SCCharts Meta Model BAK 8

SCCharts. Sequentially Constructive Charts

SCCharts. Sequentially Constructive Charts SCCharts Sequentially Constructive Charts Reinhard von Hanxleden, Björn Duderstadt, Christian Motika, Steven Smyth, Michael Mendler, Joaquin Aguado, Stephen Mercer, and Owen O Brien Real-Time Systems and

More information

Compiling SCCharts A Case-Study on Interactive Model-Based Compilation

Compiling SCCharts A Case-Study on Interactive Model-Based Compilation Compiling SCCharts A Case-Study on Interactive Model-Based Compilation Christian Motika, Steven Smyth, and Reinhard von Hanxleden Real-Time and Embedded Systems Group, Department of Computer Science Christian-Albrechts-Universität

More information

Executing SyncCharts with Ptolemy

Executing SyncCharts with Ptolemy Executing SyncCharts with Christian Motika Real-Time Systems and Embedded Systems Group Department of Computer Science Christian-Albrechts-Universität zu Kiel, Germany KIEL ER SYNCHRON Workshop 2010 Frejús,

More information

Sequential Constructiveness, SCL and SCCharts

Sequential Constructiveness, SCL and SCCharts Sequential Constructiveness, SCL and SCCharts Incorporating synchrony in conventional languages Reinhard von Hanxleden (U Kiel) 14 March 2018, Collège de France Reactive Systems pause input I output O

More information

Interactive Esterel to SyncCharts Transformation. Christian Motika

Interactive Esterel to SyncCharts Transformation. Christian Motika Interactive Esterel to SyncCharts Transformation for executing Esterel with Ptolemy Christian Motika Real-Time Systems and Embedded Systems Group Department of Computer Science Christian-Albrechts-Universität

More information

Synchronous Statecharts. Christian Motika

Synchronous Statecharts. Christian Motika Execution (KlePto) Esterel to transformation (KIES) Synchronous Statecharts for executing Esterel with Ptolemy Christian Motika Real-Time Systems and Embedded Systems Group Department of Computer Science

More information

Overview. Synchronous Languages Lecture 12. Code Generation for Sequential Constructiveness. Compilation Overview. The 5-Minute Review Session

Overview. Synchronous Languages Lecture 12. Code Generation for Sequential Constructiveness. Compilation Overview. The 5-Minute Review Session Synchronous Languages Lecture 12 Overview Prof. Dr. Reinhard von Hanxleden Steven Smyth Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group

More information

Interactive Incremental Hardware Synthesis

Interactive Incremental Hardware Synthesis Interactive Incremental Hardware Synthesis for SCCharts Francesca Rybicki Bachelor Thesis March 2016 Kiel University Prof. Dr. von Hanxleden Real-Time and Embedded Systems Advised by: Dipl.-Inf. Christian

More information

A Data-Flow Approach for Compiling the Sequentially Constructive Language (SCL)

A Data-Flow Approach for Compiling the Sequentially Constructive Language (SCL) A Data-Flow Approach for Compiling the Sequentially Constructive Language (SCL) Steven Smyth, Christian Motika, and Reinhard von Hanxleden Real-Time and Embedded Systems Group, Department of Computer Science

More information

Synchronous Dataflow Processong

Synchronous Dataflow Processong Synchronous Dataflow Processong Claus Traulsen and Reinhard von Hanxleden Christian-Albrechts Universität zu Kiel Echtzeitsysteme / Eingebettete Systeme March 00 CAU Claus Traulsen / 8 Outline Motivation

More information

Reinhard v. Hanxleden 1, Michael Mendler 2, J. Aguado 2, Björn Duderstadt 1, Insa Fuhrmann 1, Christian Motika 1, Stephen Mercer 3 and Owen Brian 3

Reinhard v. Hanxleden 1, Michael Mendler 2, J. Aguado 2, Björn Duderstadt 1, Insa Fuhrmann 1, Christian Motika 1, Stephen Mercer 3 and Owen Brian 3 Sequentially Constructive Concurrency * A conservative extension of the Synchronous Model of Computation Reinhard v. Hanxleden, Michael Mendler 2, J. Aguado 2, Björn Duderstadt, Insa Fuhrmann, Christian

More information

Modal Models in Ptolemy

Modal Models in Ptolemy Modal Models in Ptolemy Edward A. Lee Stavros Tripakis UC Berkeley Workshop on Equation-Based Object-Oriented Modeling Languages and Tools 3rd International Workshop on Equation-Based Object-Oriented Modeling

More information

Concurrent Models of Computation

Concurrent Models of Computation Concurrent Models of Computation Edward A. Lee Robert S. Pepper Distinguished Professor, UC Berkeley EECS 219D Concurrent Models of Computation Fall 2011 Copyright 2009-2011, Edward A. Lee, All rights

More information

Synchronous Languages Lecture 07

Synchronous Languages Lecture 07 Synchronous Languages Lecture 07 Prof. Dr. Reinhard von Hanxleden Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group 27 May 2015 Last compiled:

More information

States Transitions Connectors Esterel Studio

States Transitions Connectors Esterel Studio Time in Differences SyncCharts differ from other implementations of : Synchronous framework Determinism Compilation into backend language Esterel No interpretation for simulations No hidden behaviour Multiple

More information

Interactive Transformations for Visual Models

Interactive Transformations for Visual Models Interactive Transformations for Visual Models Ulf Rüegg, Christian Motika, Reinhard von Hanxleden Christian-Albrechts-Universität zu Kiel {uru,cmot,rvh}@informatik.uni-kiel.de Abstract: Model transformations

More information

EE249 Lab September 30 h, 2008 Hugo A. Andrade

EE249 Lab September 30 h, 2008 Hugo A. Andrade High-Level Development Tools Data Flow C Code Textual Math Modeling Statechart EE249 Lab September 30 h, 2008 Hugo A. Andrade Graphical System Design Platform Linux Macintosh Windows Real-Time FPGA Micro

More information

Prof. Dr. Reinhard von Hanxleden. Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group

Prof. Dr. Reinhard von Hanxleden. Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and Embedded Systems Group Design of Embedded Systems: Models, Validation and Synthesis (EE 249) Lecture 4a Prof. Dr. Reinhard von Hanxleden Christian-Albrechts Universität Kiel Department of Computer Science Real-Time Systems and

More information

Semantic Specifications for Domain-Specific Modeling Languages

Semantic Specifications for Domain-Specific Modeling Languages Semantic Specifications for Domain-Specific Modeling Languages Gabor Simko Institute for Software Integrated Systems Vanderbilt University Nashville, TN Abstract. While there is a generic agreement that

More information

Reactive Parallel Processing for Synchronous Dataflow

Reactive Parallel Processing for Synchronous Dataflow Reactive Parallel Processing for Synchronous Dataflow Claus Traulsen and Reinhard von Hanxleden Real-Time and Embedded Systems Group Department of Computer Science Christian-Albrechts-Universität zu Kiel

More information

Predictable multithreading of embedded applications using PRET-C

Predictable multithreading of embedded applications using PRET-C Predictable multithreading of embedded applications using PRET-C Sidharta Andalam University of Auckland New Zealand Interactive Presentation March 2010 Andalam (UoA) PRET DATE'10 1 / 20 Layout 1 Introduction

More information

Submitted to Special Issue on Application of Concurrency to System Design

Submitted to Special Issue on Application of Concurrency to System Design Submitted to Special Issue on Application of Concurrency to System Design A Sequentially Constructive Concurrency A Conservative Extension of the Synchronous Model of Computation REINHARD VON HANXLEDEN,

More information

Synchronous C + WCRT Algebra 101

Synchronous C + WCRT Algebra 101 Synchronous C + 101 Reinhard von Hanxleden Joint work with Michael Mendler, Claus Traulsen,... Real-Time and Embedded Systems Group (RTSYS) Department of Computer Science Christian-Albrechts-Universität

More information

Towards Interactive Timing Analysis for Designing Reactive Systems

Towards Interactive Timing Analysis for Designing Reactive Systems Towards Interactive Timing Analysis for Designing Reactive Systems Insa Fuhrmann 1, David Broman 2,3, Steven Smyth 1, and Reinhard von Hanxleden 1 1 Christian-Albrechts-Universität zu Kiel, Germany 2 University

More information

Analyzing Robustness of UML State Machines

Analyzing Robustness of UML State Machines Analyzing Robustness of UML State Machines Reinhard von Hanxleden Department of Computer Science and Applied Mathematics Real-Time Systems and Embedded Systems Group Christian-Albrecht Universität zu Kiel

More information

INSTITUT FÜR INFORMATIK

INSTITUT FÜR INFORMATIK INSTITUT FÜR INFORMATIK A Sequentially Constructive Circuit Semantics for Esterel Alexander Schulz-Rosengarten, Steven Smyth, Reinhard von Hanxleden, Michael Mendler Bericht Nr. 1801 February 2018 ISSN

More information

Embedded Real-Time Systems

Embedded Real-Time Systems Embedded Real-Time Systems Reinhard von Hanxleden Christian-Albrechts-Universität zu Kiel Based on slides kindly provided by Edward A. Lee & Sanjit Seshia, UC Berkeley, All rights reserved Lecture 2: Model-Based

More information

Towards a Unified View of Modeling and Programming (Track Summary)

Towards a Unified View of Modeling and Programming (Track Summary) Towards a Unified View of Modeling and Programming (Track Summary) Manfred Broy 1, Klaus Havelund 2, Rahul Kumar 3, and Bernhard Steffen 4 1 Technische Universität München, Germany 2 Jet Propulsion Laboratory,

More information

Speculative Parallelization Technology s only constant is CHANGE. Devarshi Ghoshal Sreesudhan

Speculative Parallelization Technology s only constant is CHANGE. Devarshi Ghoshal Sreesudhan Speculative Parallelization Technology s only constant is CHANGE Devarshi Ghoshal Sreesudhan Agenda Moore s law What is speculation? What is parallelization? Amdahl s law Communication between parallely

More information

A Solution Based on Modeling and Code Generation for Embedded Control System

A Solution Based on Modeling and Code Generation for Embedded Control System J. Software Engineering & Applications, 2009, 2: 160-164 doi:10.4236/jsea.2009.23023 Published Online October 2009 (http://www.scirp.org/journal/jsea) A Solution Based on Modeling and Code Generation for

More information

Removing Cycles in Esterel Programs

Removing Cycles in Esterel Programs Removing Cycles in Esterel Programs Dissertation zur Erlangung des akademischen Grades Doktor der Naturwissenschaften (Dr. rer. nat.) der Technischen Fakultät der Christian-Albrechts-Universität zu Kiel

More information

Real-Time Programming Languages (ADA and Esterel as Examples)

Real-Time Programming Languages (ADA and Esterel as Examples) Real-Time Programming Languages (ADA and Esterel as Examples) Real-Time Systems, 2008 RT Languages, 1 RT Language Classes HLL suitable for RT-Analysis (e.g., rms or time-driven) Synchronous HLL (clock

More information

Time for Reactive System Modeling: Interactive Timing Analysis with Hotspot Highlighting

Time for Reactive System Modeling: Interactive Timing Analysis with Hotspot Highlighting Time for Reactive System Modeling: Interactive Timing Analysis with Hotspot Highlighting Insa Fuhrmann Kiel University, Department of Computer Science Kiel, Germany ima@informatik.unikiel.de David Broman

More information

Model Checking DSL-Generated C Source Code

Model Checking DSL-Generated C Source Code Model Checking DSL-Generated C Source Code Martin Sulzmann and Axel Zechner Informatik Consulting Systems AG, Germany {martin.sulzmann,axel.zechner}@ics-ag.de Abstract. We report on the application of

More information

Advanced Tool Architectures. Edited and Presented by Edward A. Lee, Co-PI UC Berkeley. Tool Projects. Chess Review May 10, 2004 Berkeley, CA

Advanced Tool Architectures. Edited and Presented by Edward A. Lee, Co-PI UC Berkeley. Tool Projects. Chess Review May 10, 2004 Berkeley, CA Advanced Tool Architectures Edited and Presented by Edward A. Lee, Co-PI UC Berkeley Chess Review May 10, 2004 Berkeley, CA Tool Projects Concurrent model-based design Giotto (Henzinger) E machine & S

More information

Compiling Esterel. Dumitru Potop-Butucaru. Stephen A. Edwards Gérard Berry

Compiling Esterel. Dumitru Potop-Butucaru. Stephen A. Edwards Gérard Berry Compiling Esterel Compiling Esterel Dumitru Potop-Butucaru Stephen A. Edwards Gérard Berry A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN 978-0-387-70626-9 (HB)

More information

XEVE, an ESTEREL Verification Environment

XEVE, an ESTEREL Verification Environment XEVE, an ESTEREL Verification Environment Amar Bouali INRIA, B.P. 93, F-06902 Sophia-Antipolis cedex amar@sophia, inria, fr Abstract. We describe the verification methods and tools we are currently developing

More information

The Esterel language

The Esterel language Pascal Raymond, Verimag-CNRS Introduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, sequential style (i.e.

More information

Programming Deterministic Reactive Systems with Synchronous Java

Programming Deterministic Reactive Systems with Synchronous Java Programming Deterministic Reactive Systems with Synchronous Java Christian Motika and Reinhard von Hanxleden and Mirko Heinold Dept. of Computer Science Christian-Albrechts-Unversität zu Kiel 24098 Kiel,

More information

Multi-View Modeling and Pragmatics in 2020

Multi-View Modeling and Pragmatics in 2020 Multi-View Modeling and Pragmatics in 2020 Position Paper on Designing Complex Cyber-Physical Systems Reinhard von Hanxleden 1, Edward A. Lee 2, Christian Motika 1, and Hauke Fuhrmann 3 1 Christian-Albrechts-Universität

More information

Introduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, s

Introduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, s Pascal Raymond, Verimag-CNRS Introduction 2 The first synchronous language (early 80 s) Gérard Berry and his team (École des Mines de Paris / INRIA Sophia-Antipolis) Imperative, sequential style (i.e.

More information

An Eclipse-based Integrated Environment for Developing Executable Structural Operational Semantics Specifications

An Eclipse-based Integrated Environment for Developing Executable Structural Operational Semantics Specifications SOS 2006 Preliminary Version An Eclipse-based Integrated Environment for Developing Executable Structural Operational Semantics Specifications Adrian Pop 1,2 Peter Fritzson 3 Programming Environments Laboratory

More information

Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems

Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of

More information

PRET-C: A New Language for Programming Precision Timed Architectures (extended abstract)

PRET-C: A New Language for Programming Precision Timed Architectures (extended abstract) PRET-C: A New Language for Programming Precision Timed Architectures (extended abstract) Sidharta Andalam 1, Partha S Roop 1, Alain Girault 2, and Claus Traulsen 3 1 University of Auckland, New Zealand

More information

Flight Systems are Cyber-Physical Systems

Flight Systems are Cyber-Physical Systems Flight Systems are Cyber-Physical Systems Dr. Christopher Landauer Software Systems Analysis Department The Aerospace Corporation Computer Science Division / Software Engineering Subdivision 08 November

More information

State Machine Diagrams

State Machine Diagrams State Machine Diagrams Introduction A state machine diagram, models the dynamic aspects of the system by showing the flow of control from state to state for a particular class. 2 Introduction Whereas an

More information

An Introduction to Lustre

An Introduction to Lustre An Introduction to Lustre Monday Oct 06, 2014 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/35 ES Programming languages Which language to write embedded software in? Traditional: low-level

More information

PROGRAM ANALYSIS & SYNTHESIS

PROGRAM ANALYSIS & SYNTHESIS Lecture 02 Structural Operational Semantics (SOS) PROGRAM ANALYSIS & SYNTHESIS EranYahav 1 Previously static analysis over-approximation of program behavior abstract interpretation abstraction, transformers,

More information

SYNCHRON'16, Bamberg. Lego Mindstorms 6. Lego Mindstorms Preparations 7. Exercise V: SCCharts for Lego Mindstorms 8. Exercise VI: SCCharts Pathfinder

SYNCHRON'16, Bamberg. Lego Mindstorms 6. Lego Mindstorms Preparations 7. Exercise V: SCCharts for Lego Mindstorms 8. Exercise VI: SCCharts Pathfinder SCCharts Tutorial, KIELER SCCharts 1. Tutorial Preparations 2. Exercise I: Textical Modeling 3. Exercise II: Interactive Compilation 4. Exercise III: Simulation 5. Bonus Exercise IV: SCG Lego Mindstorms

More information

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Dataflow Lecture: SDF, Kahn Process Networks Stavros Tripakis University of California, Berkeley Stavros Tripakis: EECS

More information

A SyncCharts Editor based on YAKINDU SCT

A SyncCharts Editor based on YAKINDU SCT Christian-Albrechts-Universität zu Kiel Master Thesis A SyncCharts Editor based on YAKINDU SCT cand. inform. Wahbi Haribi March 14, 2013 Department of Computer Science Real-Time and Embedded Systems Group

More information

Reactive Web Programming

Reactive Web Programming Reactive Web Programming Colin Vidal colin.vidal@inria.fr INRIA Sophia Antipolis Supervisors : Manuel Serrano Gérard Berry December 2, 2015 1 / 14 JavaScript language A mainstream language to write web

More information

ECL: A SPECIFICATION ENVIRONMENT FOR SYSTEM-LEVEL DESIGN

ECL: A SPECIFICATION ENVIRONMENT FOR SYSTEM-LEVEL DESIGN / ECL: A SPECIFICATION ENVIRONMENT FOR SYSTEM-LEVEL DESIGN Gerard Berry Ed Harcourt Luciano Lavagno Ellen Sentovich Abstract We propose a new specification environment for system-level design called ECL.

More information

Process Network Models for Embedded System Design based on the Real-Time BIP Execution Engine*

Process Network Models for Embedded System Design based on the Real-Time BIP Execution Engine* 1 st International Workshop on Methods and Tools for Rigorous System Design () 15 th of April 2018 Thessaloniki Greece Process Network Models for Embedded System Design based on the Real-Time BIP Execution

More information

ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES

ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES 49. Internationales Wissenschaftliches Kolloquium Technische Universität Ilmenau 27.-30. September 2004 Holger Rath / Horst Salzwedel ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES Abstract

More information

SyncCharts in C. Reinhard von Hanxleden

SyncCharts in C. Reinhard von Hanxleden SyncCharts in C Reinhard von Hanxleden Real-Time and Embedded Systems Group (RTSYS) Department of Computer Science Christian-Albrechts-Universität zu Kiel www.informatik.uni-kiel.de/rtsys EMSOFT 09, Grenoble,

More information

On the Formalization of UML Activities for Component-Based Protocol Design Specifications

On the Formalization of UML Activities for Component-Based Protocol Design Specifications Brandenburg Technical University Cottbus Chair of Computer Networks and Communication Systems On the Formalization of UML Activities for Component-Based Protocol Design Specifications Prabhu Shankar Kaliappan,

More information

Orccad, a Model Driven Architecture and Environment for Real-Time Control. Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon

Orccad, a Model Driven Architecture and Environment for Real-Time Control. Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon 1 Orccad, a Model Driven Architecture and Environment for Real-Time Control Soraya Arias Florine Boudin Roger Pissard-Gibollet Daniel Simon 2 Orccad : status and motivations Model: Control design oriented

More information

Control Flow Analysis with SAT Solvers

Control Flow Analysis with SAT Solvers Control Flow Analysis with SAT Solvers Steven Lyde, Matthew Might University of Utah, Salt Lake City, Utah, USA Abstract. Control flow analyses statically determine the control flow of programs. This is

More information

Synchronous Estelle: Just Another Synchronous Language?

Synchronous Estelle: Just Another Synchronous Language? Electronic Notes in Theoretical Computer Science 88 (2003) URL: http://www.elsevier.nl/locate/entcs/volume88.html 15 pages Synchronous Estelle: Just Another Synchronous Language? Miguel Riesco 1 Javier

More information

Leveraging DTrace for runtime verification

Leveraging DTrace for runtime verification Leveraging DTrace for runtime verification Carl Martin Rosenberg June 7th, 2016 Department of Informatics, University of Oslo Context: Runtime verification Desired properties System Every request gets

More information

Behavioral Specification of a Circuit using SyncCharts: A Case Study

Behavioral Specification of a Circuit using SyncCharts: A Case Study Behavioral Specification of a Circuit using SyncCharts: A Case Study Charles André, Marie-Agnès Peraldi-Frati I3S Laboratory - University of Nice Sophia-Antipolis / CNRS 2000 route des Lucioles, BP 121

More information

Static Safety Analysis of UML Action Semantics for Critical Systems Development

Static Safety Analysis of UML Action Semantics for Critical Systems Development Static Safety Analysis of UML Action Semantics for Critical Systems Development Zsigmond Pap, Dániel Varró Dept. of Measurement and Information Systems Budapest University of Technology and Economics H-1521

More information

Simulink/Stateflow. June 2008

Simulink/Stateflow. June 2008 Simulink/Stateflow Paul Caspi http://www-verimag.imag.fr/ Pieter Mosterman http://www.mathworks.com/ June 2008 1 Introduction Probably, the early designers of Simulink in the late eighties would have been

More information

TERM BASED WEIGHT MEASURE FOR INFORMATION FILTERING IN SEARCH ENGINES

TERM BASED WEIGHT MEASURE FOR INFORMATION FILTERING IN SEARCH ENGINES TERM BASED WEIGHT MEASURE FOR INFORMATION FILTERING IN SEARCH ENGINES Mu. Annalakshmi Research Scholar, Department of Computer Science, Alagappa University, Karaikudi. annalakshmi_mu@yahoo.co.in Dr. A.

More information

Programming Language Concepts, cs2104 Lecture 09 ( )

Programming Language Concepts, cs2104 Lecture 09 ( ) Programming Language Concepts, cs2104 Lecture 09 (2003-10-10) Seif Haridi Department of Computer Science, NUS haridi@comp.nus.edu.sg 2003-10-03 S. Haridi, CS2104, L09 (slides: C. Schulte, S. Haridi) 1

More information

Lecture 5: Declarative Programming. The Declarative Kernel Language Machine. September 12th, 2011

Lecture 5: Declarative Programming. The Declarative Kernel Language Machine. September 12th, 2011 Lecture 5: Declarative Programming. The Declarative Kernel Language Machine September 12th, 2011 1 Lecture Outline Declarative Programming contd Dataflow Variables contd Expressions and Statements Functions

More information

ESUIF: An Open Esterel Compiler

ESUIF: An Open Esterel Compiler ESUIF: An Open Esterel Compiler Stephen A. Edwards Department of Computer Science Columbia University www.cs.columbia.edu/ sedwards Not Another One... My research agenda is to push Esterel compilation

More information

EE382N.23: Embedded System Design and Modeling

EE382N.23: Embedded System Design and Modeling EE382N.23: Embedded System Design and Modeling Lecture 3 Language Semantics Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 3: Outline

More information

Distributed Systems Programming (F21DS1) Formal Verification

Distributed Systems Programming (F21DS1) Formal Verification Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on

More information

Tsmart-BIPEX: An Integrated Graphical Design Toolkit for Software Systems

Tsmart-BIPEX: An Integrated Graphical Design Toolkit for Software Systems Tsmart-BIPEX: An Integrated Graphical Design Toolkit for Software Systems Huafeng Zhang 1, Yu Jiang 1, Han Liu 1, Ming Gu 1, and Jiaguang Sun 1 School of Software, Tsinghua University, China Abstract.

More information

Viewer 2.0. Shared Media one of the exciting improvements! 2010 Linden Lab 2

Viewer 2.0. Shared Media one of the exciting improvements! 2010 Linden Lab 2 Viewer 2.0 Shared Media one of the exciting improvements! 2010 Linden Lab 2 Shared Media Brings the Web Into Second Life Web Pages Yes, Including Flash! Yes, even Flash video! Yes, on any surface! Yes,

More information

The Haskell Refactorer, HaRe, and its API

The Haskell Refactorer, HaRe, and its API LDTA 2005 Preliminary Version The Haskell Refactorer, HaRe, and its API Huiqing Li a,1 Simon Thompson a,1 Claus Reinke b,1 a Computing Laboratory, University of Kent, Canterbury, UK b Canterbury, UK Abstract

More information

Component-Based Design of Embedded Control Systems

Component-Based Design of Embedded Control Systems Component-Based Design of Embedded Control Systems Luca Dealfaro Chamberlain Fong Tom Henzinger Christopher Hylands John Koo Edward A. Lee Jie Liu Xiaojun Liu Steve Neuendorffer Sonia Sachs Shankar Sastry

More information

Model-based Run-Time Software Adaptation for Distributed Hierarchical Service Coordination

Model-based Run-Time Software Adaptation for Distributed Hierarchical Service Coordination Model-based Run-Time Software Adaptation for Distributed Hierarchical Service Coordination Hassan Gomaa, Koji Hashimoto Department of Computer Science George Mason University Fairfax, VA, USA hgomaa@gmu.edu,

More information

Safe Reactive Programming: the FunLoft Proposal

Safe Reactive Programming: the FunLoft Proposal Safe Reactive Programming: the FunLoft Proposal Frédéric Boussinot MIMOSA Project, Inria Sophia-Antipolis (Joint work with Frédéric Dabrowski) http://www.inria.fr/mimosa/rp With support from ALIDECS SYNCHRON

More information

Ordered Read Write Locks for Multicores and Accelarators

Ordered Read Write Locks for Multicores and Accelarators Ordered Read Write Locks for Multicores and Accelarators INRIA & ICube Strasbourg, France mariem.saied@inria.fr ORWL, Ordered Read-Write Locks An inter-task synchronization model for data-oriented parallel

More information

Programming Embedded Systems

Programming Embedded Systems Programming Embedded Systems Lecture 10 An introduction to Lustre Wednesday Feb 15, 2012 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/34 Course topic: programming lang. Which language to

More information

Approaches of using UML for Embedded System Design

Approaches of using UML for Embedded System Design Approaches of using UML for Embedded System Design Sudeep D. Thepade Lecturer, Dept. of Information Technology, Thadomal Shahani Engg. College, Bandra, Mumbai sudeepthepade@gmail.com Abstract New approaches

More information

The Montana Toolset: OSATE Plugins for Analysis and Code Generation

The Montana Toolset: OSATE Plugins for Analysis and Code Generation Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005

More information

SCXML State Chart XML

SCXML State Chart XML SCXML State Chart XML Previously, in this course... Previously, in this course... Running Example all actions omitted wasn t it supposed to help? Previously, in this course... Running Example all actions

More information

Synchronous reactive programming

Synchronous reactive programming Synchronous reactive programming Marcus Sundman Department of Computer Science Åbo Akademi University, FIN-20520 Åbo, Finland e-mail: marcus.sundman@iki.fi URL: http://www.iki.fi/marcus.sundman/ Abstract

More information

Embedded Software Engineering

Embedded Software Engineering Embedded Software Engineering 3 Unit Course, Spring 2002 EECS Department, UC Berkeley Christoph Kirsch www.eecs.berkeley.edu/~fresco/giotto/course-2002 It s significant $4 billion development effort >

More information

Implementation of Process Networks in Java

Implementation of Process Networks in Java Implementation of Process Networks in Java Richard S, Stevens 1, Marlene Wan, Peggy Laramie, Thomas M. Parks, Edward A. Lee DRAFT: 10 July 1997 Abstract A process network, as described by G. Kahn, is a

More information

... is a Programming Environment (PE)?... is Generic Language Technology (GLT)?

... is a Programming Environment (PE)?... is Generic Language Technology (GLT)? Introduction to Generic Language Technology Today Mark van den Brand Paul Klint Jurgen Vinju Tools for software analysis and manipulation Programming language independent (parametric) The story is from

More information

INSTITUT FÜR INFORMATIK

INSTITUT FÜR INFORMATIK INSTITUT FÜR INFORMATIK On Comments in Visual Languages Christoph Daniel Schulze, Christina Plöger, and Reinhard von Hanxleden Bericht Nr. 1602 April 2016 ISSN 2192-6247 CHRISTIAN-ALBRECHTS-UNIVERSITÄT

More information

IA010: Principles of Programming Languages

IA010: Principles of Programming Languages IA010: Principles of Programming Languages Introduction and course organization Achim Blumensath blumens@fi.muni.cz Faculty of Informatics, Masaryk University, Brno Warm-up: A Quiz What does this program

More information

Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models

Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University

More information

IEC Basics. Presented by. Bill Lydon, Director PLCopen North America Automation Industry Consultant

IEC Basics. Presented by. Bill Lydon, Director PLCopen North America Automation Industry Consultant IEC 61131 Basics Presented by Bill Lydon, Director PLCopen North America Automation Industry Consultant blydon@plcopen-na.org Page 1 Why standard software? Standardization Improves Productivity Quality

More information

Specifications Part 1

Specifications Part 1 pm3 12 Specifications Part 1 Embedded System Design Kluwer Academic Publisher by Peter Marwedel TU Dortmund 2008/11/15 ine Marwedel, 2003 Graphics: Alexandra Nolte, Ges Introduction 12, 2008-2 - 1 Specification

More information

Extracting Executable Architecture from Legacy Code using Static Reverse Engineering. REHMAN ARSHAD The University of Manchester, UK

Extracting Executable Architecture from Legacy Code using Static Reverse Engineering. REHMAN ARSHAD The University of Manchester, UK Extracting Executable Architecture from Legacy Code using Static Reverse Engineering REHMAN ARSHAD The University of Manchester, UK Research Context Research Product Line Engineering Reverse Engineering

More information

Formal Methods in Software Engineering. Lecture 07

Formal Methods in Software Engineering. Lecture 07 Formal Methods in Software Engineering Lecture 07 What is Temporal Logic? Objective: We describe temporal aspects of formal methods to model and specify concurrent systems and verify their correctness

More information

Experiences with OWL-S, Directions for Service Composition:

Experiences with OWL-S, Directions for Service Composition: Experiences with OWL-S, Directions for Service Composition: The Cashew Position Barry Norton 1 Knowledge Media Institute, Open University, Milton Keynes, UK b.j.norton@open.ac.uk Abstract. Having used

More information

OCL Support in MOF Repositories

OCL Support in MOF Repositories OCL Support in MOF Repositories Joachim Hoessler, Michael Soden Department of Computer Science Technical University Berlin hoessler@cs.tu-berlin.de, soden@cs.tu-berlin.de Abstract From metamodels that

More information

Replication in Distributed Systems

Replication in Distributed Systems Replication in Distributed Systems Replication Basics Multiple copies of data kept in different nodes A set of replicas holding copies of a data Nodes can be physically very close or distributed all over

More information

Using and Compiling Esterel

Using and Compiling Esterel Using and Compiling Esterel Stephen A. Edwards Columbia University Department of Computer Science sedwards@cs.columbia.edu http://www.cs.columbia.edu/ sedwards/ Memocode Tutorial, July 11, 2005 The Esterel

More information

Genie. Distributed Systems Synthesis and Verification. Marc Rosen. EN : Advanced Distributed Systems and Networks May 1, 2017

Genie. Distributed Systems Synthesis and Verification. Marc Rosen. EN : Advanced Distributed Systems and Networks May 1, 2017 Genie Distributed Systems Synthesis and Verification Marc Rosen EN.600.667: Advanced Distributed Systems and Networks May 1, 2017 1 / 35 Outline Introduction Problem Statement Prior Art Demo How does it

More information

Visual Design Flows for Faster Debug and Time to Market FlowTracer White Paper

Visual Design Flows for Faster Debug and Time to Market FlowTracer White Paper Visual Design Flows for Faster Debug and Time to Market FlowTracer White Paper 2560 Mission College Blvd., Suite 130 Santa Clara, CA 95054 (408) 492-0940 Introduction As System-on-Chip (SoC) designs have

More information

INSTITUT FÜR INFORMATIK

INSTITUT FÜR INFORMATIK INSTITUT FÜR INFORMATIK Wrapping Layered Graphs Ulf Rüegg and Reinhard von Hanxleden Bericht Nr. 1803 February 2018 ISSN 2192-6247 CHRISTIAN-ALBRECHTS-UNIVERSITÄT ZU KIEL Department of Computer Science

More information

UML big picture. Perdita Stevens. School of Informatics University of Edinburgh

UML big picture. Perdita Stevens. School of Informatics University of Edinburgh UML big picture Perdita Stevens School of Informatics University of Edinburgh Plan Whence UML? Parts of UML How it all fits together UML as a language Consistency: what does it mean, do we need it? Defining

More information