SunFire range of servers

Size: px
Start display at page:

Download "SunFire range of servers"

Transcription

1 TAKE IT TO THE NTH Frederic Vecoven Sun Microsystems SunFire range of servers

2 System Components Fireplane Shared Interconnect Operating Environment Ultra SPARC & compilers Applications & Middleware Clustering & Networking Storage

3 Cache Basics Invalidate 5. Invalidate 4 1. Read to Share 2. Read to Share 3. Read to Own 4. Read to Share 5. Writeback blocks (Aligned 32, 64, or 128 bytes)

4 Cache Types 1. Broadcast (snoopy) coherency \\ Snooping coherence domain \\ Snooping coherence domain P P P P M M M M \\ Agent Global Interconnect \\ Agent P M P M P M P M P M Processor I/O controller 2. Point to point (directory) coherency

5 Sun Generation Timeline Development 5 UltraSPARC V Production 4 UltraSPARC III / Fireplane 3 UltraSPARC I / UPA 2 SuperSPARC / XDBus 1 Cypress SPARC / MBus core / Interconnect Now

6 Increasing Integration UltraSPARC III / Fireplane Ultra III Processor External cache controller External cache tags UltraSPARC I / UPA 1996 Ultra I Processor External cache controller External cache tags SuperSPARC / XDBus 1993 controller controller controller controller 2 SuperSparc Processor External cache controller and cache tags controller controller 1 Cypress FPU Cypress SPARC / MBus 1990 Cypress IU Cache controller and controller Cache tags controller

7 Generation 1: MBus 1 MBus Cypress SPARC bus Snoopy MEM 0.1 GBps 4 s

8 Generation 2: XDBus 1 2 MBus Cypress SPARC bus Snoopy XDBus SuperSPARC , 2, or 4 buses Snoopy MEM MEM 0.1 GBps 4 s 1.28 GBps 64 s

9 Generation 3: UPA 1 2 MBus Cypress SPARC bus Snoopy MEM XDBus SuperSPARC , 2, or 4 buses Snoopy MEM 3 UPA UltraSPARC I/II or 4 address buses Snoopy MEM Data bus or xbar or Data Crossbar 0.1 GBps 4 s 1.28 GBps 64 s 12.8 GBps 64 s

10 Generation 4: Fireplane MBus Cypress SPARC bus Snoopy MEM XDBus SuperSPARC , 2, or 4 buses Snoopy MEM UPA UltraSPARC I/II or 4 address buses Snoopy MEM Data bus or xbar or Data Crossbar Fireplane UltraSPARC III 2000 Directory Address Crossbar Response Crossbar Snoopy Mem 9.6 GBps Mem Mem Data Crossbar 0.1 GBps 4 s 1.28 GBps 64 s 12.8 GBps 64 s 43 /172 GBps s

11 Worldwide Unix Server Market Factory Revenue (Billions) $30 $25 $20 $15 $10 $5 $ Years are 4 quarters ending June 30 Source: IDC Sept 01 Year System capacity: > % 30% 32%

12 Sun Fire Servers 280R Solaris on SPARC on Fireplane Interconnect V K 2 s 8 s 8 24 s s 8 GB RAM 32 GB RAM GB RAM 576 GB RAM 4 PCI slots 9 PCI slots PCI or cpci slots Up to 72 hot swap PCI slots 1 to 4 domains 1 to 18 domains

13 1 level Fireplane: Small Server Workstation or Small server / pair Level 0 PCI bridge Data Switch 1.2 GBps PCI bridge 33 MHz slot(s) 66 MHz slot

14 2 level Fireplane: Workgroup Level 1 Level 0 Address Repeater Data Switch Workgroup server 4 Dual / boards 2 PCI bridges 6x6 Data Switch 4.8 GBps Data Switch PCI bridge PCI bridge 1.2 GBps 33 MHz slot(s) 66 MHz slot 33 MHz slot(s) 66 MHz slot

15 3 level Fireplane: Mid size 6 Uniboards 4 I/O boards Level 2 Level 1 Level 0 10 way Address Repeater 4 Fireplane Switch Boards 10x10 Data Switch 4.8 GBps Address Repeater /Mem Uniboard Data Switch Address Repeater Data Switch 4.8 GBps Data Switch Data Switch I/O Assembly PCI bridge PCI bridge 1.2 GBps 33 MHz slot(s) 66 MHz slot 33 MHz slot(s) 66 MHz slot

16 4 level Fireplane: Large Server Level 3 18x18 Address Xbar 18x18 Response Xbar Centerplane 18x18 Data Xbar 18 Boardsets Level 2 Level 1 Level 0 Address Repeater Expander Board Data Switch 4.8 GBps Address Repeater /Mem Uniboard Data Switch Address Repeater Data Switch 4.8 GBps Data Switch Data Switch PCI bridge PCI bridge 4.8 GBps 1.2 GBps I/O Assembly 33 MHz slot(s) 66 MHz slot 33 MHz slot(s) 66 MHz slot

17 / Uniboard E$ DIMMs Boot bus ASIC Address ASIC Data Control ASIC Power Two sets of 8 Data Switch ASICs Power 16.5" 4 Data Switch ASICs Four banks of 8 SDRAM DIMMs Power Boot bus ASIC 19.35"

18 I/O Assemblies 4 slot cpci 6 slot cpci 8 slot PCI 4 slot hot swap PCI

19 Mid Range Cabinets 3 x Sun Fire 3800 Sun Fire 4800/4810 Sun Fire s + 16 PCI slots 3 x (8 s + 12cPCI slots) 24 s + 32 PCI slots

20 High end Cabinet 4 Fan Trays 18 Boardsets with 18 Boards and 18 I/O or Dual Boards 2 System Controllers 4 Fan Trays 75" Six Dual Input 4 KW AC to 48 volt DC Power Supplies 33" 65"

21 SF 15K Components board (18) Expander board (18) System expander frame (18) Centerplane ASICs (20) System expander sockets (18) Control expander sockets (2) Logic centerplane I/O or Max board (18) System Controller board (2) System Controller peripheral board (2) Control expander frame (2) Fan trays (8) Power centerplane Fan Center planes (8) (One side shown)

22 Mid range Micro Benchmark Parallel pointer chasing UPA to Fireplane Generation latency (ns) (Lower is better) Sun Enterprise 6500 (Bus) Sun Fire 6800 (Switch) bandwidth (GBps) (Higher is better) Sun Fire 6800 (Switch) Linear Sun Enterprise 6500 (Bus) Processors Processors

23 Sun Interconnect Generations MBus XDBus UPA Fireplane Year (in mid size servers) System clock (MHz) type Packet switching Circuit Broadcast Packet switched Broadcast & point to point Address & Data block (bytes) Together Separate Clocks/snoop Address bus BW (GBps) # Address buses Max data B/W (GBps) Datapath width (bytes) Wiring Bused Mid: Bused High: Switched Switched

24 Sun Snooping Bandwidth Progress 40 Now 5. US V bus Broadcast bus bandwidth (GBps) MBus 2. XDBus 3. UPA Doubling every 18 months trend line 4. Fireplane Year of first shipment in medium sized servers

25 Snoopy bandwidth (GBps) Snoopy Bandwidth Progress Five Sun SMP Generations MBus 40 MHz 2 XDBus 50 MHz (11 clock snoop) Packet switched 64 byte cache line Multiple buses UPA 100 MHz 2 clock snoop Separate address & data Routers & domains 5 US V Fireplane 150 MHz 1 clock snoop 2 level coherency 2003

The Sun Fireplane Interconnect in the Mid- Range Sun Fire Servers

The Sun Fireplane Interconnect in the Mid- Range Sun Fire Servers TAK IT TO TH NTH Alan Charlesworth icrosystems The Fireplane Interconnect in the id- Range Fire Servers Vertical & Horizontal Scaling any CUs in one box Cache-coherent shared memory (S) Usually proprietary

More information

Sun Fire V880 System Architecture. Sun Microsystems Product & Technology Group SE

Sun Fire V880 System Architecture. Sun Microsystems Product & Technology Group SE Sun Fire V880 System Architecture Sun Microsystems Product & Technology Group SE jjson@sun.com Sun Fire V880 Enterprise RAS Below PC Pricing NEW " Enterprise Class Application and Database Server " Scalable

More information

STARFIRE: Extending the SMP Envelope

STARFIRE: Extending the SMP Envelope JAN/FEB 998 Chips, s, Software, and Applications STARFIRE: Extending the SMP Envelope Copyright 998 Institute of Electrical and Electronics Engineers. Reprinted, with permission, from Jan/Feb IEEE Micro.

More information

Sun Fire TM Servers Just the Facts. Version 1.6

Sun Fire TM Servers Just the Facts. Version 1.6 Sun Fire TM 3800 6800 Servers Just the Facts Version 1.6 Copyrights 2001 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Solaris, Sun Fire, SunSolve, SunSolve EarlyNotifer,

More information

Introduction to Sun Fire Systems

Introduction to Sun Fire Systems CHATR 1 Introduction to Sun Fire Systems Most companies want the best solution for their needs, especially when they are purchasing a computer. However, designing a reliable that performs well takes careful

More information

JBus Architecture Overview

JBus Architecture Overview JBus Architecture Overview Technical Whitepaper Version 1.0, April 2003 This paper provides an overview of the JBus architecture. The Jbus interconnect features a 128-bit packet-switched, split-transaction

More information

NPE-300 and NPE-400 Overview

NPE-300 and NPE-400 Overview CHAPTER 3 This chapter describes the network processing engine (NPE) models NPE-300 and NPE-400 and contains the following sections: Supported Platforms, page 3-1 Software Requirements, page 3-1 NPE-300

More information

The Sun Fireplane System Interconnect

The Sun Fireplane System Interconnect The Sun Fireplane System Interconnect Alan Charlesworth Sun icrosystems, Inc. alan.charlesworth@sun.com Abstract System interconnect is a key determiner of the cost, performance, and reliability of large

More information

SGI Challenge Overview

SGI Challenge Overview CS/ECE 757: Advanced Computer Architecture II (Parallel Computer Architecture) Symmetric Multiprocessors Part 2 (Case Studies) Copyright 2001 Mark D. Hill University of Wisconsin-Madison Slides are derived

More information

CS4961 Parallel Programming. Lecture 4: Memory Systems and Interconnects 9/1/11. Administrative. Mary Hall September 1, Homework 2, cont.

CS4961 Parallel Programming. Lecture 4: Memory Systems and Interconnects 9/1/11. Administrative. Mary Hall September 1, Homework 2, cont. CS4961 Parallel Programming Lecture 4: Memory Systems and Interconnects Administrative Nikhil office hours: - Monday, 2-3PM - Lab hours on Tuesday afternoons during programming assignments First homework

More information

Snoop-Based Multiprocessor Design III: Case Studies

Snoop-Based Multiprocessor Design III: Case Studies Snoop-Based Multiprocessor Design III: Case Studies Todd C. Mowry CS 41 March, Case Studies of Bus-based Machines SGI Challenge, with Powerpath SUN Enterprise, with Gigaplane Take very different positions

More information

OPENSPARC T1 OVERVIEW

OPENSPARC T1 OVERVIEW Chapter Four OPENSPARC T1 OVERVIEW Denis Sheahan Distinguished Engineer Niagara Architecture Group Sun Microsystems Creative Commons 3.0United United States License Creative CommonsAttribution-Share Attribution-Share

More information

I/O Channels. RAM size. Chipsets. Cluster Computing Paul A. Farrell 9/8/2011. Memory (RAM) Dept of Computer Science Kent State University 1

I/O Channels. RAM size. Chipsets. Cluster Computing Paul A. Farrell 9/8/2011. Memory (RAM) Dept of Computer Science Kent State University 1 Memory (RAM) Standard Industry Memory Module (SIMM) RDRAM and SDRAM Access to RAM is extremely slow compared to the speed of the processor Memory busses (front side busses FSB) run at 100MHz to 800MHz

More information

Parallel Programming Platforms

Parallel Programming Platforms arallel rogramming latforms Ananth Grama Computing Research Institute and Department of Computer Sciences, urdue University ayg@cspurdueedu http://wwwcspurdueedu/people/ayg Reference: Introduction to arallel

More information

Multiple Choice Type Questions

Multiple Choice Type Questions Techno India Batanagar Computer Science and Engineering Model Questions Subject Name: Computer Architecture Subject Code: CS 403 Multiple Choice Type Questions 1. SIMD represents an organization that.

More information

Hardware and Software solutions for scaling highly threaded processors. Denis Sheahan Distinguished Engineer Sun Microsystems Inc.

Hardware and Software solutions for scaling highly threaded processors. Denis Sheahan Distinguished Engineer Sun Microsystems Inc. Hardware and Software solutions for scaling highly threaded processors Denis Sheahan Distinguished Engineer Sun Microsystems Inc. Agenda Chip Multi-threaded concepts Lessons learned from 6 years of CMT

More information

Computer Science 146. Computer Architecture

Computer Science 146. Computer Architecture Computer Science 46 Computer Architecture Spring 24 Harvard University Instructor: Prof dbrooks@eecsharvardedu Lecture 22: More I/O Computer Science 46 Lecture Outline HW5 and Project Questions? Storage

More information

Chapter 9 Multiprocessors

Chapter 9 Multiprocessors ECE200 Computer Organization Chapter 9 Multiprocessors David H. lbonesi and the University of Rochester Henk Corporaal, TU Eindhoven, Netherlands Jari Nurmi, Tampere University of Technology, Finland University

More information

Computer Systems Architecture

Computer Systems Architecture Computer Systems Architecture Lecture 24 Mahadevan Gomathisankaran April 29, 2010 04/29/2010 Lecture 24 CSCE 4610/5610 1 Reminder ABET Feedback: http://www.cse.unt.edu/exitsurvey.cgi?csce+4610+001 Student

More information

p5 520 server Robust entry system designed for the on demand world Highlights

p5 520 server Robust entry system designed for the on demand world Highlights Robust entry system designed for the on demand world IBM p5 520 server _` p5 520 rack system with I/O drawer Highlights Innovative, powerful, affordable, open and adaptable UNIX and Linux environment system

More information

CS 152 Computer Architecture and Engineering

CS 152 Computer Architecture and Engineering CS 152 Computer Architecture and Engineering Lecture 14 - Cache Design and Coherence 2014-3-6 John Lazzaro (not a prof - John is always OK) TA: Eric Love www-inst.eecs.berkeley.edu/~cs152/ Play: 1 Today:

More information

Typical System Implementation

Typical System Implementation PCI Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory Controller ISA Bus Bridge ISA Bus PCI Add-in Slots ISA Add-in Slots PCI 2 Desktop Platforms

More information

TECHNOLOGY BRIEF. Compaq 8-Way Multiprocessing Architecture EXECUTIVE OVERVIEW CONTENTS

TECHNOLOGY BRIEF. Compaq 8-Way Multiprocessing Architecture EXECUTIVE OVERVIEW CONTENTS TECHNOLOGY BRIEF March 1999 Compaq Computer Corporation ISSD Technology Communications CONTENTS Executive Overview1 Notice2 Introduction 3 8-Way Architecture Overview 3 Processor and I/O Bus Design 4 Processor

More information

The Nios II Family of Configurable Soft-core Processors

The Nios II Family of Configurable Soft-core Processors The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture

More information

Part 1 of 3 -Understand the hardware components of computer systems

Part 1 of 3 -Understand the hardware components of computer systems Part 1 of 3 -Understand the hardware components of computer systems The main circuit board, the motherboard provides the base to which a number of other hardware devices are connected. Devices that connect

More information

Robert Jamieson. Robs Techie PP Everything in this presentation is at your own risk!

Robert Jamieson. Robs Techie PP Everything in this presentation is at your own risk! Robert Jamieson Robs Techie PP Everything in this presentation is at your own risk! PC s Today Basic Setup Hardware pointers PCI Express How will it effect you Basic Machine Setup Set the swap space Min

More information

Portland State University ECE 588/688. Directory-Based Cache Coherence Protocols

Portland State University ECE 588/688. Directory-Based Cache Coherence Protocols Portland State University ECE 588/688 Directory-Based Cache Coherence Protocols Copyright by Alaa Alameldeen and Haitham Akkary 2018 Why Directory Protocols? Snooping-based protocols may not scale All

More information

1 Copyright 2013 Oracle and/or its affiliates. All rights reserved.

1 Copyright 2013 Oracle and/or its affiliates. All rights reserved. 1 Copyright 2013 Oracle and/or its affiliates. All rights reserved. Bixby: the Scalability and Coherence Directory ASIC in Oracle's Highly Scalable Enterprise Systems Thomas Wicki and Jürgen Schulz Senior

More information

Shared Memory Multiprocessors. Symmetric Shared Memory Architecture (SMP) Cache Coherence. Cache Coherence Mechanism. Interconnection Network

Shared Memory Multiprocessors. Symmetric Shared Memory Architecture (SMP) Cache Coherence. Cache Coherence Mechanism. Interconnection Network Shared Memory Multis Processor Processor Processor i Processor n Symmetric Shared Memory Architecture (SMP) cache cache cache cache Interconnection Network Main Memory I/O System Cache Coherence Cache

More information

Parallel Architecture. Sathish Vadhiyar

Parallel Architecture. Sathish Vadhiyar Parallel Architecture Sathish Vadhiyar Motivations of Parallel Computing Faster execution times From days or months to hours or seconds E.g., climate modelling, bioinformatics Large amount of data dictate

More information

Section 3 MUST BE COMPLETED BY: 10/17

Section 3 MUST BE COMPLETED BY: 10/17 Test Out Online Lesson 3 Schedule Section 3 MUST BE COMPLETED BY: 10/17 Section 3.1: Cases and Form Factors In this section students will explore basics about computer cases and form factors. Details about

More information

Parallel Architectures

Parallel Architectures Parallel Architectures Part 1: The rise of parallel machines Intel Core i7 4 CPU cores 2 hardware thread per core (8 cores ) Lab Cluster Intel Xeon 4/10/16/18 CPU cores 2 hardware thread per core (8/20/32/36

More information

Review: Symmetric Multiprocesors (SMP)

Review: Symmetric Multiprocesors (SMP) CS/ECE 757: Advanced Computer Architecture II (Parallel Computer Architecture) Symmetric Multiprocessors Part 2 Copyright 2005 Mark D. Hill University of Wisconsin-Madison Slides are derived from work

More information

Thread- Level Parallelism. ECE 154B Dmitri Strukov

Thread- Level Parallelism. ECE 154B Dmitri Strukov Thread- Level Parallelism ECE 154B Dmitri Strukov Introduc?on Thread- Level parallelism Have mul?ple program counters and resources Uses MIMD model Targeted for?ghtly- coupled shared- memory mul?processors

More information

FUJITSU SPARC ENTERPRISE SERVER FAMILY MID-RANGE AND HIGH- END MODELS ARCHITECTURE FLEXIBLE, MAINFRAME- CLASS COMPUTE POWER

FUJITSU SPARC ENTERPRISE SERVER FAMILY MID-RANGE AND HIGH- END MODELS ARCHITECTURE FLEXIBLE, MAINFRAME- CLASS COMPUTE POWER FUJITSU SPARC ENTERPRISE SERVER FAMILY MID-RANGE AND HIGH- END MODELS ARCHITECTURE FLEXIBLE, MAINFRAME- CLASS COMPUTE POWER Table of Contents Table of Contents Flexible, Mainframe-Class Compute Power for

More information

Computer Systems Architecture

Computer Systems Architecture Computer Systems Architecture Lecture 23 Mahadevan Gomathisankaran April 27, 2010 04/27/2010 Lecture 23 CSCE 4610/5610 1 Reminder ABET Feedback: http://www.cse.unt.edu/exitsurvey.cgi?csce+4610+001 Student

More information

Convergence of Parallel Architecture

Convergence of Parallel Architecture Parallel Computing Convergence of Parallel Architecture Hwansoo Han History Parallel architectures tied closely to programming models Divergent architectures, with no predictable pattern of growth Uncertainty

More information

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,

More information

PC I/O. May 7, Howard Huang 1

PC I/O. May 7, Howard Huang 1 PC I/O Today wraps up the I/O material with a little bit about PC I/O systems. Internal buses like PCI and ISA are critical. External buses like USB and Firewire are becoming more important. Today also

More information

Sun Fire X4170 M2 Server Frequently Asked Questions

Sun Fire X4170 M2 Server Frequently Asked Questions Overview Faced with ever increasing computing needs and budget constraints, companies today want to set up infrastructures that offer optimal value, can easily be re-purposed, and have reduced complexity.

More information

Overview: Shared Memory Hardware. Shared Address Space Systems. Shared Address Space and Shared Memory Computers. Shared Memory Hardware

Overview: Shared Memory Hardware. Shared Address Space Systems. Shared Address Space and Shared Memory Computers. Shared Memory Hardware Overview: Shared Memory Hardware Shared Address Space Systems overview of shared address space systems example: cache hierarchy of the Intel Core i7 cache coherency protocols: basic ideas, invalidate and

More information

Overview: Shared Memory Hardware

Overview: Shared Memory Hardware Overview: Shared Memory Hardware overview of shared address space systems example: cache hierarchy of the Intel Core i7 cache coherency protocols: basic ideas, invalidate and update protocols false sharing

More information

QuickSpecs. Overview. Compaq ProLiant ML770. What's New

QuickSpecs. Overview. Compaq ProLiant ML770. What's New Overview What's New The ProLiant ML770 is a 2-cabinet system; one cabinet houses the CPUs and Memory, the second cabinet houses the system support components. System Cabinet: A 32 processor capable system

More information

TDT4260/DT8803 COMPUTER ARCHITECTURE EXAM

TDT4260/DT8803 COMPUTER ARCHITECTURE EXAM Norwegian University of Science and Technology Department of Computer and Information Science Page 1 of 13 Contact: Magnus Jahre (952 22 309) TDT4260/DT8803 COMPUTER ARCHITECTURE EXAM Monday 4. June Time:

More information

Parallel Computer Architecture Spring Shared Memory Multiprocessors Memory Coherence

Parallel Computer Architecture Spring Shared Memory Multiprocessors Memory Coherence Parallel Computer Architecture Spring 2018 Shared Memory Multiprocessors Memory Coherence Nikos Bellas Computer and Communications Engineering Department University of Thessaly Parallel Computer Architecture

More information

Lecture 23: I/O Redundant Arrays of Inexpensive Disks Professor Randy H. Katz Computer Science 252 Spring 1996

Lecture 23: I/O Redundant Arrays of Inexpensive Disks Professor Randy H. Katz Computer Science 252 Spring 1996 Lecture 23: I/O Redundant Arrays of Inexpensive Disks Professor Randy H Katz Computer Science 252 Spring 996 RHKS96 Review: Storage System Issues Historical Context of Storage I/O Storage I/O Performance

More information

COEN-4730 Computer Architecture Lecture 08 Thread Level Parallelism and Coherence

COEN-4730 Computer Architecture Lecture 08 Thread Level Parallelism and Coherence 1 COEN-4730 Computer Architecture Lecture 08 Thread Level Parallelism and Coherence Cristinel Ababei Dept. of Electrical and Computer Engineering Marquette University Credits: Slides adapted from presentations

More information

SUN SPARC ENTERPRISE M5000 SERVER

SUN SPARC ENTERPRISE M5000 SERVER SUN SPARC ENTERPRISE M5000 SERVER MAINFRAME-CLASS RAS AND UNMATCHED INVESTMENT PROTECTION KEY FEATURES Optimized for 24x7 mission critical computing and large shared memory applications Mainframe class

More information

Agenda. Sun s x Sun s x86 Strategy. 2. Sun s x86 Product Portfolio. 3. Virtualization < 1 >

Agenda. Sun s x Sun s x86 Strategy. 2. Sun s x86 Product Portfolio. 3. Virtualization < 1 > Agenda Sun s x86 1. Sun s x86 Strategy 2. Sun s x86 Product Portfolio 3. Virtualization < 1 > 1. SUN s x86 Strategy Customer Challenges Power and cooling constraints are very real issues Energy costs are

More information

IBM p5 520 and way and 2-way 1.5 GHz processors offer new processor speed options

IBM p5 520 and way and 2-way 1.5 GHz processors offer new processor speed options Hardware Announcement October 5, 2004 IBM p5 520 and 550 1-way and 2-way 1.5 GHz processors offer new processor speed options Overview IBM p5 520 and 550 offer new POWER5 processor options with the optional

More information

Bandwidth Adaptive Snooping

Bandwidth Adaptive Snooping Two classes of multiprocessors Bandwidth Adaptive Snooping Milo M.K. Martin, Daniel J. Sorin Mark D. Hill, and David A. Wood Wisconsin Multifacet Project Computer Sciences Department University of Wisconsin

More information

Intel Enterprise Processors Technology

Intel Enterprise Processors Technology Enterprise Processors Technology Kosuke Hirano Enterprise Platforms Group March 20, 2002 1 Agenda Architecture in Enterprise Xeon Processor MP Next Generation Itanium Processor Interconnect Technology

More information

IBM System x3850 M2 servers feature hypervisor capability

IBM System x3850 M2 servers feature hypervisor capability IBM Europe Announcement ZG08-0161, dated March 25, 2008 IBM System x3850 M2 servers feature hypervisor capability Key prerequisites...2 Description...3 Product positioning... 7 Reference information...

More information

Introducing. QuickLogic s The Basics of PCI. QuickPCI - The PCI Solution for System Needs

Introducing. QuickLogic s The Basics of PCI. QuickPCI - The PCI Solution for System Needs Introducing QuickLogic s The Basics of PCI QuickPCI - The PCI Solution for System Needs Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory

More information

Fujitsu s Chipset Development for High-Performance, High-Reliability Mission- Critical IA Servers PRIMEQUEST

Fujitsu s Chipset Development for High-Performance, High-Reliability Mission- Critical IA Servers PRIMEQUEST Fujitsu s Chipset Development for High-Performance, High-Reliability Mission- Critical IA Servers PRIMEQUEST V Yasuhide Shibata (Manuscript received May 20, 2005) Fujitsu has developed a new mission-critical

More information

Cisco MCS 7815-I2. Serviceable SATA Disk Drives

Cisco MCS 7815-I2. Serviceable SATA Disk Drives Data Sheet Cisco MCS 7815-I2 THIS PRODUCT IS NO LONGER BEING SOLD AND MIGHT NOT BE SUPPORTED. READ THE END-OF-LIFE NOTICE TO LEARN ABOUT POTENTIAL REPLACEMENT PRODUCTS AND INFORMATION ABOUT PRODUCT SUPPORT.

More information

The PowerEdge 6450 systems offer the following major features:

The PowerEdge 6450 systems offer the following major features: The Dell PowerEdge 6450 system, which supports up to four Intel Pentium III Xeon microprocessors (and future generation Intel microprocessors), is a featurerich, enterprise class server that offers the

More information

Design of a Gigabit Distributed Data Multiplexer and Recorder System

Design of a Gigabit Distributed Data Multiplexer and Recorder System Design of a Gigabit Distributed Data Multiplexer and Recorder System Abstract Albert Berdugo VP of Advanced Product Development Teletronics Technology Corporation Bristol, PA Historically, instrumentation

More information

Agenda. System Performance Scaling of IBM POWER6 TM Based Servers

Agenda. System Performance Scaling of IBM POWER6 TM Based Servers System Performance Scaling of IBM POWER6 TM Based Servers Jeff Stuecheli Hot Chips 19 August 2007 Agenda Historical background POWER6 TM chip components Interconnect topology Cache Coherence strategies

More information

Chapter Seven. Idea: create powerful computers by connecting many smaller ones

Chapter Seven. Idea: create powerful computers by connecting many smaller ones Chapter Seven Multiprocessors Idea: create powerful computers by connecting many smaller ones good news: works for timesharing (better than supercomputer) vector processing may be coming back bad news:

More information

Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck

Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck Novel Intelligent I/O Architecture Eliminating the Bus Bottleneck Volker Lindenstruth; lindenstruth@computer.org The continued increase in Internet throughput and the emergence of broadband access networks

More information

PCS - Part Two: Multiprocessor Architectures

PCS - Part Two: Multiprocessor Architectures PCS - Part Two: Multiprocessor Architectures Institute of Computer Engineering University of Lübeck, Germany Baltic Summer School, Tartu 2008 Part 2 - Contents Multiprocessor Systems Symmetrical Multiprocessors

More information

SPARC Workgroup Servers

SPARC Workgroup Servers 4 SPARC Workgroup Servers 4-43 SPARC Workgroup Servers Product Line Overview Product Specifications Ultra 5S Sun Enterprise Ultra 10S Multiprocessing No CPUs 1 Processor UltraSPARC -IIi Clock speed 360

More information

Lecture 26: Multiprocessing continued Computer Architecture and Systems Programming ( )

Lecture 26: Multiprocessing continued Computer Architecture and Systems Programming ( ) Systems Group Department of Computer Science ETH Zürich Lecture 26: Multiprocessing continued Computer Architecture and Systems Programming (252-0061-00) Timothy Roscoe Herbstsemester 2012 Today Non-Uniform

More information

Today. SMP architecture. SMP architecture. Lecture 26: Multiprocessing continued Computer Architecture and Systems Programming ( )

Today. SMP architecture. SMP architecture. Lecture 26: Multiprocessing continued Computer Architecture and Systems Programming ( ) Lecture 26: Multiprocessing continued Computer Architecture and Systems Programming (252-0061-00) Timothy Roscoe Herbstsemester 2012 Systems Group Department of Computer Science ETH Zürich SMP architecture

More information

IBM System p5 560Q boosts performance with new Quad-Core Module with 1.8 GHz POWER5+ processor

IBM System p5 560Q boosts performance with new Quad-Core Module with 1.8 GHz POWER5+ processor IBM United States Announcement 107-099, dated February 14, 2007 IBM System p5 560Q boosts performance with new Quad-Core Module with 1.8 GHz POWER5+ processor Description...2 Publications... 4 Services...4

More information

Cisco MCS 7825-I1 Unified CallManager Appliance

Cisco MCS 7825-I1 Unified CallManager Appliance Data Sheet Cisco MCS 7825-I1 Unified CallManager Appliance THIS PRODUCT IS NO LONGER BEING SOLD AND MIGHT NOT BE SUPPORTED. READ THE END-OF-LIFE NOTICE TO LEARN ABOUT POTENTIAL REPLACEMENT PRODUCTS AND

More information

Module 9: "Introduction to Shared Memory Multiprocessors" Lecture 16: "Multiprocessor Organizations and Cache Coherence" Shared Memory Multiprocessors

Module 9: Introduction to Shared Memory Multiprocessors Lecture 16: Multiprocessor Organizations and Cache Coherence Shared Memory Multiprocessors Shared Memory Multiprocessors Shared memory multiprocessors Shared cache Private cache/dancehall Distributed shared memory Shared vs. private in CMPs Cache coherence Cache coherence: Example What went

More information

An Oracle White Paper April High Availability for Business-Critical IT Services Using Oracle s SPARC Enterprise M-Series Servers

An Oracle White Paper April High Availability for Business-Critical IT Services Using Oracle s SPARC Enterprise M-Series Servers An Oracle White Paper April 2011 High Availability for Business-Critical IT Services Using Oracle s SPARC Enterprise M-Series Servers Executive Overview... 1 Introduction... 1 Oracle s Comprehensive Approach

More information

Overview of the SPARC Enterprise Servers

Overview of the SPARC Enterprise Servers Overview of the SPARC Enterprise Servers SPARC Enterprise Technologies for the Datacenter Ideal for Enterprise Application Deployments System Overview Virtualization technologies > Maximize system utilization

More information

Sun StorEdge (TM) T3 Array FAQs

Sun StorEdge (TM) T3 Array FAQs Sun StorEdge (TM) T3 Array FAQs Q. What host platforms are supported with the Tier 2 VERITAS Volume Manager license that is included with the Sun StorEdge T3 for the enterprise models? A. Both Tier 1 and

More information

AMD HyperTransport Technology-Based System Architecture

AMD HyperTransport Technology-Based System Architecture AMD Technology-Based ADVANCED MICRO DEVICES, INC. One AMD Place Sunnyvale, CA 94088 Page 1 AMD Technology-Based May 2002 Table of Contents Introduction... 3 AMD-8000 Series of Chipset Components Product

More information

ECE/CS 757: Advanced Computer Architecture II Interconnects

ECE/CS 757: Advanced Computer Architecture II Interconnects ECE/CS 757: Advanced Computer Architecture II Interconnects Instructor:Mikko H Lipasti Spring 2017 University of Wisconsin-Madison Lecture notes created by Natalie Enright Jerger Lecture Outline Introduction

More information

IBM System x3755 SMP-capable rack server supports new dual-core AMD Opteron processors

IBM System x3755 SMP-capable rack server supports new dual-core AMD Opteron processors IBM Europe Announcement ZG07-0226, dated April 10, 2007 IBM System x3755 SMP-capable rack server supports new dual-core AMD Opteron processors Description...3 Product positioning... 6 At a glance The System

More information

CISCO MEDIA CONVERGENCE SERVER 7815-I1

CISCO MEDIA CONVERGENCE SERVER 7815-I1 DATA SHEET CISCO MEDIA CONVERGENCE SERVER 7815-I1 THIS PRODUCT IS NO LONGER BEING SOLD AND MIGHT NOT BE SUPPORTED. READ THE END-OF-LIFE NOTICE TO LEARN ABOUT POTENTIAL REPLACEMENT PRODUCTS AND INFORMATION

More information

Gemini: Sanjiv Kapil. A Power-efficient Chip Multi-Threaded (CMT) UltraSPARC Processor. Gemini Architect Sun Microsystems, Inc.

Gemini: Sanjiv Kapil. A Power-efficient Chip Multi-Threaded (CMT) UltraSPARC Processor. Gemini Architect Sun Microsystems, Inc. Gemini: A Power-efficient Chip Multi-Threaded (CMT) UltraSPARC Processor Sanjiv Kapil Gemini Architect Sun Microsystems, Inc. Design Goals Designed for compute-dense, transaction oriented systems (webservers,

More information

Microarchitecture Overview. Performance

Microarchitecture Overview. Performance Microarchitecture Overview Prof. Scott Rixner Duncan Hall 3028 rixner@rice.edu January 15, 2007 Performance 4 Make operations faster Process improvements Circuit improvements Use more transistors to make

More information

SGI UV 300RL for Oracle Database In-Memory

SGI UV 300RL for Oracle Database In-Memory SGI UV 300RL for Oracle Database In- Single-system Architecture Enables Real-time Business at Near Limitless Scale with Mission-critical Reliability TABLE OF CONTENTS 1.0 Introduction 1 2.0 SGI In- Computing

More information

Module 18: "TLP on Chip: HT/SMT and CMP" Lecture 39: "Simultaneous Multithreading and Chip-multiprocessing" TLP on Chip: HT/SMT and CMP SMT

Module 18: TLP on Chip: HT/SMT and CMP Lecture 39: Simultaneous Multithreading and Chip-multiprocessing TLP on Chip: HT/SMT and CMP SMT TLP on Chip: HT/SMT and CMP SMT Multi-threading Problems of SMT CMP Why CMP? Moore s law Power consumption? Clustered arch. ABCs of CMP Shared cache design Hierarchical MP file:///e /parallel_com_arch/lecture39/39_1.htm[6/13/2012

More information

Multi-gigabit Switching and Routing

Multi-gigabit Switching and Routing Multi-gigabit Switching and Routing Gignet 97 Europe: June 12, 1997. Nick McKeown Assistant Professor of Electrical Engineering and Computer Science nickm@ee.stanford.edu http://ee.stanford.edu/~nickm

More information

Building blocks for custom HyperTransport solutions

Building blocks for custom HyperTransport solutions Building blocks for custom HyperTransport solutions Holger Fröning 2 nd Symposium of the HyperTransport Center of Excellence Feb. 11-12 th 2009, Mannheim, Germany Motivation Back in 2005: Quite some experience

More information

Jim Keller. Digital Equipment Corp. Hudson MA

Jim Keller. Digital Equipment Corp. Hudson MA Jim Keller Digital Equipment Corp. Hudson MA ! Performance - SPECint95 100 50 21264 30 21164 10 1995 1996 1997 1998 1999 2000 2001 CMOS 5 0.5um CMOS 6 0.35um CMOS 7 0.25um "## Continued Performance Leadership

More information

MIMD Overview. Intel Paragon XP/S Overview. XP/S Usage. XP/S Nodes and Interconnection. ! Distributed-memory MIMD multicomputer

MIMD Overview. Intel Paragon XP/S Overview. XP/S Usage. XP/S Nodes and Interconnection. ! Distributed-memory MIMD multicomputer MIMD Overview Intel Paragon XP/S Overview! MIMDs in the 1980s and 1990s! Distributed-memory multicomputers! Intel Paragon XP/S! Thinking Machines CM-5! IBM SP2! Distributed-memory multicomputers with hardware

More information

unisys ClearPath Libra 700 Server System Overview imagine it. done. August

unisys ClearPath Libra 700 Server System Overview imagine it. done. August unisys imagine it. done. ClearPath Libra 700 Server System Overview August 2010 3850 7505 000 NO WARRANTIES OF ANY NATURE ARE EXTENDED BY THIS DOCUMENT. Any product or related information described herein

More information

NOW Handout Page 1. Recap: Gigaplane Bus Timing. Scalability

NOW Handout Page 1. Recap: Gigaplane Bus Timing. Scalability Recap: Gigaplane Bus Timing 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Address Rd A Rd B Scalability State Arbitration 1 4,5 2 Share ~Own 6 Own 7 A D A D A D A D A D A D A D A D CS 258, Spring 99 David E. Culler

More information

IBM System x3850 M2 servers feature dual-core and quad-core Intel Xeon MP processors

IBM System x3850 M2 servers feature dual-core and quad-core Intel Xeon MP processors IBM Europe Announcement ZG07-0649, dated October 16, 2007 IBM System x3850 M2 servers feature dual-core and quad-core Intel Xeon MP processors Key prerequisites...3 Description...3 Product positioning...

More information

HyperTransport. Dennis Vega Ryan Rawlins

HyperTransport. Dennis Vega Ryan Rawlins HyperTransport Dennis Vega Ryan Rawlins What is HyperTransport (HT)? A point to point interconnect technology that links processors to other processors, coprocessors, I/O controllers, and peripheral controllers.

More information

CISCO MEDIA CONVERGENCE SERVER 7825-I1

CISCO MEDIA CONVERGENCE SERVER 7825-I1 Data Sheet DATA SHEET CISCO MEDIA CONVERGENCE SERVER 7825-I1 Figure 1. Cisco MCS 7825-I THIS PRODUCT IS NO LONGER BEING SOLD AND MIGHT NOT BE SUPPORTED. READ THE END-OF-LIFE NOTICE TO LEARN ABOUT POTENTIAL

More information

ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Memory Organization Part II

ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Memory Organization Part II ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Organization Part II Ujjwal Guin, Assistant Professor Department of Electrical and Computer Engineering Auburn University, Auburn,

More information

A+ Guide to Hardware: Managing, Maintaining, and Troubleshooting, 5e. Chapter 1 Introducing Hardware

A+ Guide to Hardware: Managing, Maintaining, and Troubleshooting, 5e. Chapter 1 Introducing Hardware : Managing, Maintaining, and Troubleshooting, 5e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components

More information

Leveraging OpenSPARC. ESA Round Table 2006 on Next Generation Microprocessors for Space Applications EDD

Leveraging OpenSPARC. ESA Round Table 2006 on Next Generation Microprocessors for Space Applications EDD Leveraging OpenSPARC ESA Round Table 2006 on Next Generation Microprocessors for Space Applications G.Furano, L.Messina TEC- OpenSPARC T1 The T1 is a new-from-the-ground-up SPARC microprocessor implementation

More information

Topic & Scope. Content: The course gives

Topic & Scope. Content: The course gives Topic & Scope Content: The course gives an overview of network processor cards (architectures and use) an introduction of how to program Intel IXP network processors some ideas of how to use network processors

More information

Adapted from: TRENDS AND ATTRIBUTES OF HORIZONTAL AND VERTICAL COMPUTING ARCHITECTURES

Adapted from: TRENDS AND ATTRIBUTES OF HORIZONTAL AND VERTICAL COMPUTING ARCHITECTURES Adapted from: TRENDS AND ATTRIBUTES OF HORIZONTAL AND VERTICAL COMPUTING ARCHITECTURES Tom Atwood Business Development Manager Sun Microsystems, Inc. Takeaways Understand the technical differences between

More information

Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses

Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the

More information

1/5/2012. Overview of Interconnects. Presentation Outline. Myrinet and Quadrics. Interconnects. Switch-Based Interconnects

1/5/2012. Overview of Interconnects. Presentation Outline. Myrinet and Quadrics. Interconnects. Switch-Based Interconnects Overview of Interconnects Myrinet and Quadrics Leading Modern Interconnects Presentation Outline General Concepts of Interconnects Myrinet Latest Products Quadrics Latest Release Our Research Interconnects

More information

14:332:331. Week 13 Basics of Cache

14:332:331. Week 13 Basics of Cache 14:332:331 Computer Architecture and Assembly Language Fall 2003 Week 13 Basics of Cache [Adapted from Dave Patterson s UCB CS152 slides and Mary Jane Irwin s PSU CSE331 slides] 331 Lec20.1 Fall 2003 Head

More information

SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES. Natalie Enright Jerger University of Toronto

SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES. Natalie Enright Jerger University of Toronto SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES University of Toronto Interaction of Coherence and Network 2 Cache coherence protocol drives network-on-chip traffic Scalable coherence protocols

More information

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER Components of a personal computer - Summary Computer Case aluminium casing to store all components. Motherboard Central Processor Unit (CPU) Power supply

More information

Chapter 5. Multiprocessors and Thread-Level Parallelism

Chapter 5. Multiprocessors and Thread-Level Parallelism Computer Architecture A Quantitative Approach, Fifth Edition Chapter 5 Multiprocessors and Thread-Level Parallelism 1 Introduction Thread-Level parallelism Have multiple program counters Uses MIMD model

More information

Cache Coherence Protocols: Implementation Issues on SMP s. Cache Coherence Issue in I/O

Cache Coherence Protocols: Implementation Issues on SMP s. Cache Coherence Issue in I/O 6.823, L21--1 Cache Coherence Protocols: Implementation Issues on SMP s Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 Cache Coherence Issue in I/O 6.823, L21--2 Processor Processor

More information