From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005

Size: px
Start display at page:

Download "From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005"

Transcription

1 From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Eurecom, Office 223 Ludovic Apvrille - October 12, Page 1 Outline Context TURTLE, A UML profile TURTLE 2005: analysis, design and deployment TTool, the TURTLE toolkit Demonstration From analysis to design Generation of Java code Future work Ludovic Apvrille - October 12, Page 2

2 UML at a Glance Noting new but a federation of best practices A notation, not a methodology An international standard at OMG (Object Management Group) 12 diagrams to express complementary point of views Semantic variation points No standardized formal semantics Profile: the possibility to tailor the UML for your application domain Industry support Tools (TAU G2, ) Lingua franca for software-intensive system designers and developers Research work Real-time? Adding formality to the UML A UML model for simulation, verification, code generation, test generation, performance evaluation, Ludovic Apvrille - October 12, Page 3 Propositions Idea: let us enrich UML UML operators are informal UML lacks advanced temporal operators such as time intervals UML has no methodology (no validation) Proposition: Semi-formal UML-based environment Semantics given by mapping to a Formal Description Technique What formal language? Well-defined formal semantics Logical and temporal operators Tools => RT-LOTOS / Petri Nets with real-time extensions => TURTLE UML profile (Timed UML and RT-LOTOS Environment) Ludovic Apvrille - October 12, Page 4

3 Chronology of TURTLE 1999 First definition of operators Definition of a methodology supporting validation Modeling and translation rules Translation from TURTLE to RT-LOTOS partially implemented 2002 New operators (temporal operators, new diagrams) Methodological extensions 2003 First release of the TURTLE toolkit (TTool) 2005 TURTLE analysis TURTLE deployment Generation of executable code (Java) Ludovic Apvrille - October 12, Page 5 Labs and People Involved in TURTLE LAAS / CNRS Jean-Pierre Courtiat ENSICA Pierre de Saqui-Sannes Concordia University Ferhat Khendek ENST Ludovic Apvrille ENST Bretagne Christophe Lohr Alcatel Space Industries Ludovic Apvrille - October 12, Page 6

4 References Definition of the profile L. Apvrille, P. de Saqui-Sannes, A. Apvrille, Une méthodologie de conception des systèmes distribués basée sur UML, Actes de la 5ème conférence sur les nouvelles technologies de la répartition (NOTERE'05), p , Gatineau, QC, Canada, 29 aout - 1er septembre L. Apvrille, P. de Saqui-Sannes, F. Khendek, Synthèse d'une conception UML temps-réel à partir de diagrammes de séquences, Actes du Colloque Francophone sur l'ingénierie des Protocoles (CFIP'05), Bordeaux, France, 29 mars - 1er avril 2005 (in French). L. Apvrille, J.-P. Courtiat, C. Lohr, P de Saqui-Sannes, TURTLE: A Real-Time UML Profile Supported by a Formal Validation Toolkit, IEEE Transactions on Software Engineering, Vol. 30, No. 7, pp , July 2004 C. LOHR, L. APVRILLE, P DE SAQUI-SANNES, J.-P. COURTIAT, "New Operators for the TURTLE Profile", 6th IFIP International Conference on Formal Methods for Open Objectbased Distributed Systems (FMOODS'03), LNCS, Springer, Paris, France, November P. DE SAQUI-SANNES, L. APVRILLE, C. LOHR, P. SÉNAC, J.-P. COURTIAT, "UML and RT-LOTOS: An Integration for Real-Time System Validation", European Journal of Automation (JESA), Vol. 36, p , Ed. Hermès, L. APVRILLE, P. DE SAQUI-SANNES, C. LOHR, P. SÉNAC, J.-P. COURTIAT, "A New UML Profile for Real-time System Formal Design and Validation", Proceedings of the Fourth International Conference on the Unified Modeling Language (UML'2001), Toronto, Canada, October Use of the profile L. APVRILLE, P DE SAQUI-SANNES, P. SENAC, C. LOHR, "Verifying Service Continuity in a Satellite Reconfiguration Procedure", Journal of Automated Software, Engineering, Kluver, issue 11:2, L. APVRILLE, P. DE SAQUI-SANNES, P. SÉNAC, C. LOHR, "Reconfiguration dynamique de protocoles embarqués à bord de satellites", Actes du Colloque Francophone sur l'ingéniérie des Protocoles (CFIP'2002), Montréal, mai Ludovic Apvrille - October 12, Page 7 TURTLE: Methodology Formal validation Code generation (3) Deployment: components + DD (4) Code (Java) Execution Generation and execution of Java Code (2) Design CD + ADs Formal validation Automatic synthesis (1) Analysis IOD + SDs Formal validation Ludovic Apvrille - October 12, Page 8

5 TURTLE Analysis Interaction Overview Diagram Sequence Diagram Ludovic Apvrille - October 12, Page 9 TURTLE Design Ludovic Apvrille - October 12, Page 10

6 TURTLE Deployment Ludovic Apvrille - October 12, Page 11 TTool: an Open-Source Toolkit Developed at ENST - LabSoC Ludovic Apvrille - October 12, Page 12 Page 6

7 Demonstration Basic authentication mechanism of HTTP Analysis, design Proof of security flaw We demonstrate that a network attacker may obtain protected data Hacking of network packets + replay of the same packet with slight modifications Design Automatic Java code generation from design and deployment diagram From design: monolithic application is generated From deployment: a distributed application is generated Ludovic Apvrille - October 12, Page 13 Automatic Generation of TURTLE Design from TURTLE Analysis Fundamentals One instance in scenarios -> one TURTLE class Behavior of instance -> behavior of the corresponding TURTLE class (activity diagram, and more generally, state machine) Communication channels between instances -> for each trio (I1, msg, I2), a FIFO communication channel is settled between the corresponding TURTLE classes and gates Two TURTLE classes / FIFO channel On FIFO channel is modeled with two TURTLE classes But: Described scenarios are not always implementable TTool does not detect scenario non-implementability May be detected, sometimes, at generated design reachability graph level Deadlock situation Ludovic Apvrille - October 12, Page 14

8 Example of Non-Implementability For example, trace!a!c!e is included into the generated design Ludovic Apvrille - October 12, Page 15 Main Features of The Java Code Generator Code generated from TURTLE design Monolithic application Translation process relies on libraries Temporal operators, synchronization, etc. Code may be generated, compiled and executed from TTool Code generated from TURTLE deployment Networked application Asynchronous links are implemented using UDP, TCP or RMI May be configured in TTool Code may be generated and compiled from TTool Ludovic Apvrille - October 12, Page 16

9 Generating Java Code from TURTLE Deployment Reuse of the generator implemented for TURTLE designs Issue of links between nodes Links are modeled both for formal validation purpose and for code generation Some parameters cannot be taken into account Delay, loss rate, etc. and some others have to be taken into account Protocols, port number, network addresses, etc. Ludovic Apvrille - October 12, Page 17 Generating Java Code from TURTLE Deployment (Cont.) C1 C2 (1) C1_T1.g1 = L12.gt1 Synchro C1_T1 L12 code Java L12.gt2 = C2_T2.g2 Synchro (2) (2) C2_T2 Main_C2.java (1) Generation of a marked TURTLE design UDP / TCP / RMI + corresponding parameters (2) Reuse of the TURTLE design code generator Extended generator Network marked gates are computed differently Several executable modules are generated Libraries managing actions on gates have been extended Data sending and receiving using UDP / TCP / RMI Ludovic Apvrille - October 12, Page 18

10 Conclusions TURTLE profile Real-time UML profile Analysis, design and deployment have been enhanced with logical and temporal operators Graphic syntax compliant with UML 2.0 Formal semantics Java code generation TTool Diagram edition Highly intuitive interface Transparent use of powerful formal validation techniques Applications Alcatel Space UDCast Used in several European research projects DIPCAST, MAESTRO, etc. Ludovic Apvrille - October 12, Page 19 Future work Refinement process at specification and design level TURTLE 2.0 Formal semantics Petri Nets Code generation SystemC Toolkits TINA Ludovic Apvrille - October 12, Page 20

11 Related Work Real-Time UML profiles (selection) ACCORD/UML OMEGA ARTEMIS OMG profile STP (Scheduling, Time, Performance) TURTLE libraries MARTE (Modeling and Analysis of Real-Time and Embedded Systems) Formal verification tools Synchronous languages Hybrid automata (HYTECH) Timed automata (UPPAAL) Promela (SPIN) Time Petri nets (TINA) Ludovic Apvrille - October 12, Page 21 Any questions? TURTLE s website: TTool s website: Ludovic Apvrille - October 12, Page 22

From Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005

From Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005 From Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Ludovic Apvrille - UML - 2005. Slide

More information

TURTLE Four Weddings and a Tutorial

TURTLE Four Weddings and a Tutorial TURTLE Four Weddings and a Tutorial L. Apvrille, P. de Saqui-Sannes ERTS 2 Toulouse, France May 20, 2010 Rationale Verification-centric modeling of real-time and distributed systems Real-time UML profile

More information

TTool Training. III. Using TTool

TTool Training. III. Using TTool TTool Training III. Using TTool Ludovic Apvrille ludovic.apvrille@telecom-paris.fr Eurecom, Office 223 Ludovic Apvrille - UML - 2005. Slide #1 I. Introduction TTool: main features Installing TTool Diagramming

More information

UMLEmb: UML for Embedded Systems. I. Introduction. Ludovic Apvrille Eurecom, office 470

UMLEmb: UML for Embedded Systems. I. Introduction. Ludovic Apvrille Eurecom, office 470 UMLEmb: UML for Embedded Systems I. Introduction Ludovic Apvrille ludovic.apvrille@telecom-paristech.fr Eurecom, office 470 http://soc.eurecom.fr/umlemb/ @UMLEmb Eurecom Goals System specification (includes

More information

TTool Training. I. Introduction to UML

TTool Training. I. Introduction to UML TTool Training I. Introduction to UML Ludovic Apvrille ludovic.apvrille@telecom-paris.fr Eurecom, Office 223 Ludovic Apvrille TTool Training - 2004. Slide #1 Outline of the Training Introduction to UML

More information

EARLY CHECKING OF SYSML MODELS APPLIED TO PROTOCOLS

EARLY CHECKING OF SYSML MODELS APPLIED TO PROTOCOLS EARLY CHECKING OF SYSML MODELS APPLIED TO PROTOCOLS Pierre de SAQUI-SANNES, Rob. VINGERHOEDS ISAE-SUPAERO University of Toulouse pdss@isae-supaero.fr Ludovic APVRILLE LTCI, TelecomParisTech, Université

More information

Design Space Exploration of Systems-on-Chip: DIPLODOCUS

Design Space Exploration of Systems-on-Chip: DIPLODOCUS Design Space Exploration of Systems-on-Chip: DIPLODOCUS Ludovic Apvrille Telecom ParisTech ludovic.apvrille@telecom-paristech.fr May, 2011 Outline Context Design Space Exploration Ludovic Apvrille DIPLODOCUS

More information

TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification

TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification 1 TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification Daniel Knorreck, Ludovic Apvrille Institut Telecom / Telecom ParisTech, LTCI CNRS, 2229 Route des Crêtes, B.P. 193,

More information

MARTE based design approach for targeting Reconfigurable Architectures

MARTE based design approach for targeting Reconfigurable Architectures MARTE based design approach for targeting Reconfigurable Architectures Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser To cite this version: Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. MARTE

More information

Translating Real-Time UML Timing Constraints into Real-Time Logic Formulas

Translating Real-Time UML Timing Constraints into Real-Time Logic Formulas Translating Real-Time UML Timing Constraints into Real-Time Logic Formulas Gowri Aruchamy and Albert Mo Kim Cheng Real-Time Systems Laboratory Department of Computer Science University of Houston Houston,

More information

A Performance Profile and Test Tool for Development of Embedded Software Using Various Report Views

A Performance Profile and Test Tool for Development of Embedded Software Using Various Report Views A Performance Profile and Test Tool for Development of Embedded Software Using Various Report Views Yongyun Cho and Chae-Woo Yoo School of Computing, Soongsil University, 1-1 Sangdo-dong, Dongjak-gu, Seoul

More information

TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification

TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification ACM SIGSOFT Software Engineering Notes Page 1 January 2011 Volume 36 Number 1 TEPE: A SysML Language for Time-Constrained Property Modeling and Formal Verification Daniel Knorreck, Ludovic Apvrille Institut

More information

Distributed Systems Programming (F21DS1) Formal Verification

Distributed Systems Programming (F21DS1) Formal Verification Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on

More information

From MDD back to basic: Building DRE systems

From MDD back to basic: Building DRE systems From MDD back to basic: Building DRE systems, ENST MDx in software engineering Models are everywhere in engineering, and now in software engineering MD[A, D, E] aims at easing the construction of systems

More information

Embedded Systems Requirements Verification Using HiLeS Designer

Embedded Systems Requirements Verification Using HiLeS Designer Embedded Systems Requirements Verification Using HiLeS Designer C-E. Gómez 1,3, J-C. Pascal 1,2, P. Esteban 1,2, Y. Déléris 4, J-R. Devatine 5 1: CNRS; LAAS; 7 avenue du colonel Roche, F-31077 Toulouse,

More information

Flight Systems are Cyber-Physical Systems

Flight Systems are Cyber-Physical Systems Flight Systems are Cyber-Physical Systems Dr. Christopher Landauer Software Systems Analysis Department The Aerospace Corporation Computer Science Division / Software Engineering Subdivision 08 November

More information

Qualitative Analysis of WorkFlow nets using Linear Logic: Soundness Verification

Qualitative Analysis of WorkFlow nets using Linear Logic: Soundness Verification Proceedings of the 2009 IEEE International Conference on Systems, Man, and Cybernetics San Antonio, TX, USA - October 2009 Qualitative Analysis of WorkFlow nets using Linear Logic: Soundness Verification

More information

Engineering of computer networking protocols : an historical perspective

Engineering of computer networking protocols : an historical perspective Engineering of computer networking protocols : an historical perspective Gregor v. Bochmann University of Ottawa with thanks to Colin West and Dave Rayner http://www.site.uottawa.ca/~bochmann/talks/history.ppt

More information

Mapping UML Models to Colored Petri Nets Models based on Edged Graph Grammar

Mapping UML Models to Colored Petri Nets Models based on Edged Graph Grammar Journal of Computational Information Systems 7: 11 (2011) 3838-3845 Available at http://www.jofcis.com Mapping UML Models to Colored Petri Nets Models based on Edged Graph Grammar Zhanwei DU, Yongjian

More information

Modeling and Verification of RBC Handover Protocol

Modeling and Verification of RBC Handover Protocol Available online at www.sciencedirect.com Electronic Notes in Theoretical Computer Science 309 (2014) 51 62 www.elsevier.com/locate/entcs Modeling and Verification of RBC Handover Protocol Kai Yang 1,2

More information

Formal System-level Design Space Exploration

Formal System-level Design Space Exploration CONCURRENCY AND COMPUTATION: PRACTICE AND EXPERIENCE Concurrency Computat.: Pract. Exper. 2000; 00:1 7 [Version: 2002/09/19 v2.02] Formal System-level Design Space Exploration Daniel Knorreck and Ludovic

More information

Available online at ScienceDirect. Procedia Computer Science 56 (2015 )

Available online at  ScienceDirect. Procedia Computer Science 56 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 56 (2015 ) 612 617 International Workshop on the Use of Formal Methods in Future Communication Networks (UFMFCN 2015) A

More information

UML for Embedded Systems IV. Validation

UML for Embedded Systems IV. Validation UML for Embedded Systems IV. Validation Ludovic Apvrille ludovic.apvrille@telecom-paristech.fr Eurecom, Office 470 Memo on Methodology III. Detailed design Behavior of the system IV. Validation of the

More information

Modeling and Analysis of Real-time and Embedded Systems

Modeling and Analysis of Real-time and Embedded Systems Modeling and Analysis of Real-time and Embedded Systems Susanne Graf, Øystein Haugen, Iulian Ober and Bran Selic 1 VERIMAG, Grenoble, France, {Susanne.Graf, Iulian.Ober}@imag.fr 2 University of Oslo, Oslo,

More information

Combining SysML and AADL for the Design, Validation and Implementation of Critical Systems

Combining SysML and AADL for the Design, Validation and Implementation of Critical Systems Combining SysML and AADL for the Design, Validation and Implementation of Critical Systems Pierre De Saqui-Sannes, Jérôme Hugues To cite this version: Pierre De Saqui-Sannes, Jérôme Hugues. Combining SysML

More information

A test bed for distributed real-time scheduling experimentation based on the CHORUS micro-kernel

A test bed for distributed real-time scheduling experimentation based on the CHORUS micro-kernel A test bed for distributed real-time scheduling experimentation based on the CHORUS micro-kernel Joelle DELACROIX**, Christian SANTELLANI* ** CNAM, Département Informatique, 292 rue Saint Martin, 75141

More information

Design of Telecommunication Services Based on Software Agent Technology and Formal Methods

Design of Telecommunication Services Based on Software Agent Technology and Formal Methods Design of Telecommunication Services Based on Software Agent Technology and Formal Methods Marie-Pierre GERVAIS(*) and Nicolas RUFFEL Université René Descartes(*) - Université Pierre et Marie Curie Laboratoire

More information

Properties Preservation in Distributed Execution of Petri Nets Models

Properties Preservation in Distributed Execution of Petri Nets Models Properties Preservation in Distributed Execution of Petri Nets Models Anikó Costa 1, Paulo Barbosa 2, Luís Gomes 1, Franklin Ramalho 2, Jorge Figueiredo 2, and Antônio Junior 2 1 Universidade Nova de Lisboa,

More information

EXTENDED DISTRIBUTED UML-BASED PROTOCOL SYNTHESIS METHOD

EXTENDED DISTRIBUTED UML-BASED PROTOCOL SYNTHESIS METHOD EXTENDED DISTRIBUTED UML-BASED PROTOCOL SYNTHESIS METHOD Jehad Al Dallal Department of Information Science, Kuwait University, Kuwait ABSTRACT Synthesizing specifications for real time applications that

More information

Methodology for Efficient Design of Continuous/Discrete Co-Simulation Tool

Methodology for Efficient Design of Continuous/Discrete Co-Simulation Tool Methodology for Efficient Design of Continuous/Discrete Co-Simulation Tool, H. Boucheneb, L. Gheorghe, F. Bouchimma Ecole Polytechnique de Montréal Tel : (514) 340 4711 ext 5434 Fax: (514) 340 3240 Email

More information

Model Driven Engineering (MDE)

Model Driven Engineering (MDE) Model Driven Engineering (MDE) Yngve Lamo 1 1 Faculty of Engineering, Bergen University College, Norway 26 April 2011 Ålesund Outline Background Software Engineering History, SE Model Driven Engineering

More information

Multimedia Ontology-Driven Architecture for Multimedia Systems

Multimedia Ontology-Driven Architecture for Multimedia Systems Multimedia Ontology-Driven Architecture for Multimedia Systems Ernesto Exposito 1,2, Jorge Gómez-Montalvo 1,2,4,Myriam Lamolle 3, 1 CNRS ; LAAS ; 7 av. du Colonel Roche, F-31077 Toulouse, FRANCE 2 Université

More information

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,

More information

TTool/DIPLODOCUS: a UML Model-Driven Environment for Embedded Systems-on-Chip Design

TTool/DIPLODOCUS: a UML Model-Driven Environment for Embedded Systems-on-Chip Design Institut Mines-Telecom Telecom ParisTech CNRS/LTCI Sophia Antipolis, France TTool/DIPLODOCUS: a UML Model-Driven Environment for Embedded Systems-on-Chip Design Andrea Enrici Ludovic Apvrille Renaud Pacalet

More information

STEPWISE DESIGN WITH MESSAGE SEQUENCE CHARTS *

STEPWISE DESIGN WITH MESSAGE SEQUENCE CHARTS * STEPWISE DESIGN WITH MESSAGE SEQUENCE CHARTS * Ferhat Khendek¹, Stephan Bourduas¹, Daniel Vincent² ¹Department of Electrical and Computer Engineering, Concordia University 1455, de Maisonnneuve W., Montréal

More information

Static Safety Analysis of UML Action Semantics for Critical Systems Development

Static Safety Analysis of UML Action Semantics for Critical Systems Development Static Safety Analysis of UML Action Semantics for Critical Systems Development Zsigmond Pap, Dániel Varró Dept. of Measurement and Information Systems Budapest University of Technology and Economics H-1521

More information

Management Information Model Engineering

Management Information Model Engineering Journal of Network and Systems Management, Vol. 6, No. 3, 1998 Guest Editorial Management Information Model Engineering George Pavlou 1 and Olivier Festor 2 1. INTRODUCTION Information Modeling is an important

More information

UML-Compiler: A Framework for Syntactic and Semantic Verification of UML Diagrams

UML-Compiler: A Framework for Syntactic and Semantic Verification of UML Diagrams UML-Compiler: A Framework for Syntactic and Semantic Verification of UML Diagrams Jayeeta Chanda, Ananya Kanjilal, and Sabnam Sengupta B.P. Poddar Institute of Management & Technology Kolkata -52, India

More information

System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)

System Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems) Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07

More information

AADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST

AADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST AADL to build DRE systems, experiments with Ocarina Jérôme Hugues, ENST ENST Research topic: Methods for DRE Building a DRE is still a complex issue: RT-CORBA, DDS are only partial solutions Still difficult

More information

UML Profile for MARTE: Time Model and CCSL

UML Profile for MARTE: Time Model and CCSL UML Profile for MARTE: Time Model and CCSL Frédéric Mallet 1 Université Nice Sophia Antipolis, Aoste team INRIA/I3S, Sophia Antipolis, France Frederic.Mallet@unice.fr Abstract. This 90 minutes tutorial

More information

Supply Tank 1. Storage Tank 1 TE1. Supply Tank 2. Storage Tank 2 TE2

Supply Tank 1. Storage Tank 1 TE1. Supply Tank 2. Storage Tank 2 TE2 AN APPROACH BASED ON DYNAMIC UML DIAGRAMS AND ON A TOKEN PLAYER ALGORITHM FOR THE SCENARIO VERIFICATION OF REAL TIME SYSTEMS Stéphane Julia, Elis^angela Mieko Kanacilo Faculdade de Ci^encia da Computaοc~ao,

More information

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph:

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph: System Design&Methodologies Fö - 1 System Design&Methodologies Fö - 2 Petri Nets 1. Basic Petri Net Model 2. Properties and Analysis of Petri Nets 3. Extended Petri Net Models Petri Nets Systems are specified

More information

INF672 Protocol Safety and Verification. Karthik Bhargavan Xavier Rival Thomas Clausen

INF672 Protocol Safety and Verification. Karthik Bhargavan Xavier Rival Thomas Clausen INF672 Protocol Safety and Verication Karthik Bhargavan Xavier Rival Thomas Clausen 1 Course Outline Lecture 1 [Today, Sep 15] Introduction, Motivating Examples Lectures 2-4 [Sep 22,29, Oct 6] Network

More information

On the link between Architectural Description Models and Modelica Analyses Models

On the link between Architectural Description Models and Modelica Analyses Models On the link between Architectural Description Models and Modelica Analyses Models Damien Chapon Guillaume Bouchez Airbus France 316 Route de Bayonne 31060 Toulouse {damien.chapon,guillaume.bouchez}@airbus.com

More information

Dynamic Data Replication and Consistency in Mobile Environments

Dynamic Data Replication and Consistency in Mobile Environments Dynamic Data Replication and Consistency in Mobile Environments Abdelkrim Beloued, Jean-Marie Gilliot, Maria-Teresa Segarra, Françoise André MDS2005 - Grenoble 29/11/2005 1 Overview Applications (Phone

More information

QoS-aware resource allocation and load-balancing in enterprise Grids using online simulation

QoS-aware resource allocation and load-balancing in enterprise Grids using online simulation QoS-aware resource allocation and load-balancing in enterprise Grids using online simulation * Universität Karlsruhe (TH) Technical University of Catalonia (UPC) Barcelona Supercomputing Center (BSC) Samuel

More information

Formal Foundations of Software Engineering

Formal Foundations of Software Engineering Formal Foundations of Software Engineering http://d3s.mff.cuni.cz Martin Nečaský Pavel Parízek CHARLES UNIVERSITY IN PRAGUE faculty of mathematics and physics Goals of the course Show methods and tools

More information

COMMUNICATION PROTOCOL ENGINEERING

COMMUNICATION PROTOCOL ENGINEERING COMMUNICATION PROTOCOL ENGINEERING COMMUNICATION PROTOCOL ENGINEERING SECOND EDITION PALLAPA VENKATARAM Professor Department of Electrical Communication Engineering Indian Institute of Science Bangalore

More information

Transformational Design with

Transformational Design with Fakultät Informatik, Institut für Software- und Multimediatechnik, Lehrstuhl für Softwaretechnologie Transformational Design with Model-Driven Architecture () Prof. Dr. U. Aßmann Technische Universität

More information

1 From Distributed Objects to Distributed Components

1 From Distributed Objects to Distributed Components From Distributed Objects to Distributed : the Olan Approach Luc Bellissard, Michel Riveill BP 53, F 38041 Grenoble Cedex 9, FRANCE Phone: (33) 76 61 52 78 Fax: (33) 76 61 52 52 Email: Luc.Bellissard@imag.fr

More information

Time properties Verification of UML/MARTE Real-Time Systems

Time properties Verification of UML/MARTE Real-Time Systems Time properties Verification of UML/MARTE Real-Time Systems Aymen Louati 1,2 1 LR-SITI, ENIT, Université Tunis El Manar, Tunisie aymen.louati@enit.rnu.tn Kamel Barkaoui 2 2 CEDRIC CNAM, Rue Saint-Martin,

More information

A Model-Driven Approach to Adapt SysML Blocks

A Model-Driven Approach to Adapt SysML Blocks A Model-Driven Approach to Adapt SysML Blocks Hamida Bouaziz, Samir Chouali, Ahmed Hammad, and Hassan Mountassir FEMTO-ST Institute, University of Franche-Comté, Besançon, France {hamida.bouaziz,schouali,ahammad,hmountas}@femto-st.fr

More information

From Task Graphs to Petri Nets

From Task Graphs to Petri Nets From Task Graphs to Petri Nets Anthony Spiteri Staines Department of Computer Inf. Systems, Faculty of ICT, University of Malta Abstract This paper describes the similarities between task graphs and Petri

More information

Improving the software development life cycle in process control using UML/SysML

Improving the software development life cycle in process control using UML/SysML Improving the software development life cycle in process control using UML/SysML Idilia Batchkova, Iskra Antonova Department of Industrial Automation, University of Chemical Technology and Metallurgy,

More information

Reliable Self-Deployment of Cloud Applications

Reliable Self-Deployment of Cloud Applications Reliable Self-Deployment of Cloud Applications Xavier Etchevers 1, Gwen Salaün 2, Fabienne Boyer 3, Thierry Coupaye 1, Noel De Palma 3 1 Orange Labs, France 2 Grenoble INP, Inria, France 3 UJF-Grenoble

More information

Hardware Description Languages & System Description Languages Properties

Hardware Description Languages & System Description Languages Properties Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable

More information

Managing Complexity of Designing Routing Protocols Using a Middleware Approach

Managing Complexity of Designing Routing Protocols Using a Middleware Approach Managing Complexity of Designing Routing Protocols Using a Middleware Approach Cosmina Ivan 1, Vasile Dadarlat 2, and Kalman Pusztai 3 1 Department of Computer Science & Information Systems University

More information

Compositional Model Based Software Development

Compositional Model Based Software Development Compositional Model Based Software Development Prof. Dr. Bernhard Rumpe http://www.se-rwth.de/ Seite 2 Our Working Groups and Topics Automotive / Robotics Autonomous driving Functional architecture Variability

More information

By: Chaitanya Settaluri Devendra Kalia

By: Chaitanya Settaluri Devendra Kalia By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility

More information

2 nd UML 2 Semantics Symposium: Formal Semantics for UML

2 nd UML 2 Semantics Symposium: Formal Semantics for UML 2 nd UML 2 Semantics Symposium: Formal Semantics for UML Manfred Broy 1, Michelle L. Crane 2, Juergen Dingel 2, Alan Hartman 3, Bernhard Rumpe 4, and Bran Selic 5 1 Technische Universität München, Germany

More information

From Interaction Overview Diagrams to Temporal Logic

From Interaction Overview Diagrams to Temporal Logic From Interaction Overview Diagrams to Temporal Logic Politecnico di Milano Dipartimento di Elettronica e Informazione Luciano Baresi, Angelo Morzenti, Alfredo Motta, Matteo Rossi {baresi morzenti motta

More information

Promela and SPIN. Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH. Promela and SPIN

Promela and SPIN. Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH. Promela and SPIN Promela and SPIN Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH Promela and SPIN Promela (Protocol Meta Language): Language for modelling discrete, event-driven

More information

A Business Model for Dynamic Composition of Telecommunication Web Services

A Business Model for Dynamic Composition of Telecommunication Web Services WEB SERVICES IN TELECOMMUNICATIONS A Business Model for Dynamic Composition of Telecommunication Web Services Rajesh Karunamurthy and Ferhat Khendek, Concordia University Roch H. Glitho, Ericsson and Concordia

More information

Evaluating Context Descriptions and Property Definition Patterns for Software Formal Validation

Evaluating Context Descriptions and Property Definition Patterns for Software Formal Validation Evaluating Context Descriptions and Property Definition Patterns for Software Formal Validation Philippe Dhaussy 1, Pierre-Yves Pillain 1, Stephen Creff 1, Amine Raji 1, Yves Le Traon 2, Benoit Baudry

More information

Hardware Description Languages & System Description Languages Properties

Hardware Description Languages & System Description Languages Properties Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable

More information

Semantics-Based Integration of Embedded Systems Models

Semantics-Based Integration of Embedded Systems Models Semantics-Based Integration of Embedded Systems Models Project András Balogh, OptixWare Research & Development Ltd. n 100021 Outline Embedded systems overview Overview of the GENESYS-INDEXYS approach Current

More information

MARTE Based Modeling Tools Usage Scenarios in Avionics Software Development Workflows

MARTE Based Modeling Tools Usage Scenarios in Avionics Software Development Workflows MARTE Based Modeling Tools Usage Scenarios in Avionics Software Development Workflows Alessandra Bagnato, Stefano Genolini Txt e-solutions FMCO 2010, Graz, 29 November 2010 Overview MADES Project and MADES

More information

Embedded software design with Polychrony

Embedded software design with Polychrony Embedded software design with Polychrony DATE 09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools Jean-Pierre Talpin, RIA List of contributors

More information

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics

More information

A SystemC Extension for Enabling Tighter Integration of IP-XACT Platforms with Virtual Prototypes

A SystemC Extension for Enabling Tighter Integration of IP-XACT Platforms with Virtual Prototypes A SystemC Extension for Enabling Tighter Integration of IP-XACT Platforms with Virtual Prototypes Guillaume Godet-Bar, Magillem Design Services, Paris, France (godet-bar@magillem.com) Jean-Michel Fernandez,

More information

- - PARADISE: Design Environment for Parallel & Distributed, Embedded Real-Time

- - PARADISE: Design Environment for Parallel & Distributed, Embedded Real-Time PARADISE: Design Environment for Parallel & Distributed, Embedded Real-Time - - Systems W.Hardt, P. Altenbernd, C. Bake, G. Del Castillo, C. Ditze, E.Erpenbach, U. Glasser, B. Kleinjohann, G. Lehrenfeld,

More information

Using Heterogeneous Formal Methods in Model-Based Development LCCC Workshop on Formal Verification of Embedded Control Systems

Using Heterogeneous Formal Methods in Model-Based Development LCCC Workshop on Formal Verification of Embedded Control Systems Using Heterogeneous Formal Methods in Model-Based Development LCCC Workshop on Formal Verification of Embedded Control Systems Bruce H. Krogh Carnegie Mellon University in Rwanda Kigali, Rwanda 1 Model-Based

More information

Embedded Software Engineering

Embedded Software Engineering Embedded Software Engineering 3 Unit Course, Spring 2002 EECS Department, UC Berkeley Christoph Kirsch www.eecs.berkeley.edu/~fresco/giotto/course-2002 It s significant $4 billion development effort >

More information

HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM. Janetta Culita, Simona Caramihai, Calin Munteanu

HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM. Janetta Culita, Simona Caramihai, Calin Munteanu HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM Janetta Culita, Simona Caramihai, Calin Munteanu Politehnica University of Bucharest Dept. of Automatic Control and Computer Science E-mail: jculita@yahoo.com,

More information

Prototyping an Embedded Automotive System from its UML/SysML Models

Prototyping an Embedded Automotive System from its UML/SysML Models Prototyping an Embedded Automotive System from its UML/SysML Models Ludovic Apvrille, Alexandre Becoulet System-on-Chip laboratory (LabSoC), Institut Telecom, Telecom ParisTech, LTCI CNRS 2229, route des

More information

Introduction to Formal Methods

Introduction to Formal Methods 2008 Spring Software Special Development 1 Introduction to Formal Methods Part I : Formal Specification i JUNBEOM YOO jbyoo@knokuk.ac.kr Reference AS Specifier s Introduction to Formal lmethods Jeannette

More information

A unified tool to fulfill semi formal and formal requirements for CC evaluations

A unified tool to fulfill semi formal and formal requirements for CC evaluations A unified tool to fulfill semi formal and formal requirements for CC evaluations 7 th ICCC Lanzarote September 19 th -21 st 2006 Speakers Carolina LAVATELLI (Trusted Labs) Jean-Pierre KRIMM (CESTI-LETI)

More information

an author's

an author's an author's https://oatao.univ-toulouse.fr/20853 Saqui-Sannes, Pierre de and Apvrille, Ludovic and Vingerhoeds, Rob A. Early Detection of Design Errors in the Life Cycle of Unmanned Aerial Vehicles: A

More information

Hardware Design and Simulation for Verification

Hardware Design and Simulation for Verification Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture

More information

Approaches of using UML for Embedded System Design

Approaches of using UML for Embedded System Design Approaches of using UML for Embedded System Design Sudeep D. Thepade Lecturer, Dept. of Information Technology, Thadomal Shahani Engg. College, Bandra, Mumbai sudeepthepade@gmail.com Abstract New approaches

More information

An Introduction to Model Driven Engineering (MDE) Bahman Zamani, Ph.D. bahmanzamani.com

An Introduction to Model Driven Engineering (MDE) Bahman Zamani, Ph.D. bahmanzamani.com An Introduction to Model Driven Engineering (MDE) Bahman Zamani, Ph.D. bahmanzamani.com Department of Software Systems Engineering University of Isfahan Fall 2013 Overview Model & Modeling UML & UML Profile

More information

Mapping ConcurTaskTrees into UML 2.0

Mapping ConcurTaskTrees into UML 2.0 Mapping ConcurTaskTrees into UML 2.0 Leonel Nóbrega 1, Nuno Jardim Nunes 1 and Helder Coelho 2 1 Department of Mathematics and Engineering, University of Madeira, Campus da Penteada, 9000-390 Funchal,

More information

i* on ADOxx : A Case Study

i* on ADOxx : A Case Study Fourth International i* Workshop, Hammamet, 7 th -8 th of June 2010 i* on ADOxx : A Case Study an Open Models Project! Authors: Margit Schwab, Dimitris Karagiannis, Alexander Bergmayr Agenda The Open Model

More information

A graphical user interface for service adaptation

A graphical user interface for service adaptation A graphical user interface for service adaptation Christian Gierds 1 and Niels Lohmann 2 1 Humboldt-Universität zu Berlin, Institut für Informatik, Unter den Linden 6, 10099 Berlin, Germany gierds@informatik.hu-berlin.de

More information

Analysis and Design Language (AADL) for Quantitative System Reliability and Availability Modeling

Analysis and Design Language (AADL) for Quantitative System Reliability and Availability Modeling Application of the Architectural Analysis and Design Language (AADL) for Quantitative System Reliability and Availability Modeling Chris Vogl, Myron Hecht, and Alex Lam Presented to System and Software

More information

OMEGA2. Profile & tools for system modelling and verification with UML 2.x & SysML. Iulian OBER, Iulia DRAGOMIR IRIT / University of Toulouse

OMEGA2. Profile & tools for system modelling and verification with UML 2.x & SysML. Iulian OBER, Iulia DRAGOMIR IRIT / University of Toulouse OMEGA2 Profile & tools for system modelling and verification with UML 2.x & SysML Iulian OBER, Iulia DRAGOMIR IRIT / University of Toulouse Tools developed in partnership with Work supported by «System,root»

More information

Lecture 6. Abstract Interpretation

Lecture 6. Abstract Interpretation Lecture 6. Abstract Interpretation Wei Le 2014.10 Outline Motivation History What it is: an intuitive understanding An example Steps of abstract interpretation Galois connection Narrowing and Widening

More information

UML-BASED CO-DESIGN FOR RUN-TIME RECONFIGURABLE ARCHITECTURES

UML-BASED CO-DESIGN FOR RUN-TIME RECONFIGURABLE ARCHITECTURES Chapter 1 UML-BASED CO-DESIGN FOR RUN-TIME RECONFIGURABLE ARCHITECTURES Bernd Steinbach 1, Thomas Beierlein 2, Dominik Fröhlich 1,2 1 TU Bergakademie Freiberg Institute of Computer Science 2 Hochschule

More information

Coloured Petri Nets Modelling and Validation of Concurrent Systems. Chapter 1: Modelling and Validation

Coloured Petri Nets Modelling and Validation of Concurrent Systems. Chapter 1: Modelling and Validation Coloured Petri Nets Modelling and Validation of Concurrent Systems Chapter 1: Modelling and Validation Lars M. Kristensen Department of Computing Bergen University College, NORWAY Email: lmkr@hib.no /

More information

Towards a PIM for virtual prototyping

Towards a PIM for virtual prototyping Towards a PIM for virtual prototyping Adel SGHAIER, Thierry SORIANO, Skander TURKI Mechatronics department LIISIM SUPMECA Maison des technologies 83000 Toulon FRANCE Abstract: We work on the way of modelling

More information

How to explicitly defines MoCCs within a model

How to explicitly defines MoCCs within a model CCSL@work: How to explicitly defines MoCCs within a model AOSTE sophia I3S/UNS/INRIA Synchron 2010 1 CCSL@work: the RT-Simex project (or a mean to check an implementation against its specification ) AOSTE

More information

Modelling and verification of BPEL business processes

Modelling and verification of BPEL business processes Modelling and verification of BPEL business processes Marina Mongiello Dipartimento di Elettronica ed Elettrotecnica Politecnico di Bari, Italy mongiello@poliba.it Daniela Castelluccia Dipartimento di

More information

Model checking Timber program. Paweł Pietrzak

Model checking Timber program. Paweł Pietrzak Model checking Timber program Paweł Pietrzak 1 Outline Background on model checking (spam?) The SPIN model checker An exercise in SPIN - model checking Timber Deriving finite models from Timber programs

More information

Génie Logiciel Avancé - Advanced Software Engineering A Brief Revision of UML

Génie Logiciel Avancé - Advanced Software Engineering A Brief Revision of UML L3 Mention Informatique Parcours Informatique et MIAGE Génie Logiciel Avancé - Advanced Software Engineering A Brief Revision of UML Burkhart Wolff wolff@lri.fr Plan of the Chapter " The UML notation is

More information

A Meta-Modeling and Graph Grammar Approach for Modeling and analysis of e-entrepreneurship systems

A Meta-Modeling and Graph Grammar Approach for Modeling and analysis of e-entrepreneurship systems A Meta-Modeling and Graph Grammar Approach for Modeling and analysis of e-entrepreneurship systems Mouna Bouarioua, Allaoua Chaoui and Raida Elmansouri MISC Laboratory, Department of Computer Science,

More information

How useful is the UML profile SPT without Semantics? 1

How useful is the UML profile SPT without Semantics? 1 How useful is the UML profile SPT without Semantics? 1 Susanne Graf, Ileana Ober VERIMAG 2, avenue de Vignate - F-38610 Gières - France e-mail:{susanne.graf, Ileana.Ober}@imag.fr http://www-verimag.imag.fr/~{graf,iober}

More information

Java-MOP: A Monitoring Oriented Programming Environment for Java

Java-MOP: A Monitoring Oriented Programming Environment for Java Java-MOP: A Monitoring Oriented Programming Environment for Java Feng Chen and Grigore Roşu Department of Computer Science, University of Illinois at Urbana - Champaign, USA {fengchen, grosu}@uiuc.edu

More information

Hardware/Software Co-design

Hardware/Software Co-design Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction

More information

UML, SysML and MARTE in Use, a High Level Methodology for Real-time and Embedded Systems

UML, SysML and MARTE in Use, a High Level Methodology for Real-time and Embedded Systems UML, SysML and MARTE in Use, a High Level Methodology for Real-time and Embedded Systems Alessandra Bagnato *, Imran Quadri and Andrey Sadovykh * TXT e-solutions (Italy) Softeam (France) Presentation Outline

More information