Project Report. Using the AADL to support the ASSERT modeling process

Size: px
Start display at page:

Download "Project Report. Using the AADL to support the ASSERT modeling process"

Transcription

1 Project Report Using the AADL to support the ASSERT modeling process Pierre Dissaux (Ellidiss) AADL committee Salt Lake City April 16, 2007 Copyright ASSERT Project 1

2 Goals Improve system-and-software development process for critical embedded real-time systems, in the Aerospace and Transportation domains. Identify and develop proven critical system families architecture, using a proof based development process supported by formal notations, component models, and innovative processes and tools. Develop associated building blocks that can be composed, tailored and verified in open frameworks that shall be reused and shared by European teams across multi domain projects. Copyright ASSERT Project 2

3 Framework IST program (funded by the E.C.) 3 years project: Sept 2005 > Dec partners; leader: European Space Agency Clusters: Technology: DVT (tooling) DDHRT (middleware) Pilot Projects: MA3S (launchers) HRI (satellites) MPC (formation flying) AADL and ASSERT: Some partners are member of the AADL committee Foreseen as a solution in the Technical Annex Using the AADL in ASSERT: "the AADL track" However, quite a lot of controversy... Copyright ASSERT Project 3

4 Modeling Views in AADL Data View: AADL Data components (data types) May be generated from ASN.1 Interface View: AADL System components (AP level containers) AADL Subprogram components (applicative functions) Concurrency View (VM level containers): AADL Thread components (periodic and sporadic) AADL Data components (protected objects) Generated from the interface view (vertical transfo.) Deployment View AADL Process components (partitions) AADL Processor, Memory and Bus components Copyright ASSERT Project 4

5 AADL for the MPC case study data types ASN.1 applicative functions (any language) non functional properties Data View Interface View AADL packages Concurrency View (AP) AADL systems AADL processes (VM) HRT-UML/RCM physical architecture HW-SW binding Deployment View AADL operational system OCARINA Copyright ASSERT Project 5

6 Data View MPC_ASN_Data DEFINITIONS AUTOMATIC TAGS ::= BEGIN Component_Type ::= INTEGER(0..255) Record_Type ::= SEQUENCE { x Component_Type, y Component_Type, z Component_Type } T_Event ::= BOOLEAN END ASN.1 AADL spec AADL diagram PACKAGE MPC_Data PUBLIC DATA Component_Type PROPERTIES ARAO::Data_Type => Integer; END Component_Type; DATA Record_Type read : SUBPROGRAM read { Source_Language => Ada95; Source_Name => MPC; }; update : SUBPROGRAM update { Source_Language => Ada95; Source_Name => MPC; }; END Record_Type; DATA IMPLEMENTATION Record_Type.others X : DATA Component_Type; Y : DATA Component_Type; Z : DATA Component_Type; END Record_Type.others; DATA T_Event END T_Event; SUBPROGRAM read XYZ : OUT PARAMETER Record_Type.others; END read; SUBPROGRAM update XYZ : IN PARAMETER Record_Type.others; END update; END MPC_Data Copyright ASSERT Project 6

7 Interface View APLC Provided Interface Required Interface Non functional properties Copyright ASSERT Project 7

8 "Detection" APLC Applicative function "detect" Required function Copyright ASSERT Project 8

9 "Observation" APLC Applicative function "add" Function parameter Applicative function "watch" Shared data Copyright ASSERT Project 9

10 AADL code generation (AP) SYSTEM MPC_AP END MPC_AP; SYSTEM IMPLEMENTATION MPC_AP.others SC1 : SYSTEM AP_Detection.others; SC2 : SYSTEM AP_Observation.others; SC3 : SYSTEM AP_Observation; EVENT PORT SC1.addObservation -> SC2.addObservation; EVENT PORT SC1.addObservation -> SC3.addObservation; END MPC_AP.others; SYSTEM AP_Detection detectobservation : IN EVENT PORT { Compute_Entrypoint => "Detect"; Assert_Properties::RCMoperation => REFERENCE Detect; Assert_Properties::RCMoperationKind => cyclic; }; addobservation : OUT EVENT PORT; Detect : SERVER SUBPROGRAM Detect; END AP_Detection; SYSTEM IMPLEMENTATION AP_Detection.others EVENT PORT Detect.addObservation -> addobservation; END AP_Detection.others; SUBPROGRAM Detect addobservation : OUT EVENT PORT; END Detect; AP-AADL code generation Interconnected APLCs "Detection" APLC "Observation" APLC SYSTEM AP_Observation addobservation : IN EVENT PORT { Compute_Entrypoint => "add"; Assert_Properties::RCMoperation => REFERENCE add; Assert_Properties::RCMoperationKind => sporadic; }; performobservation : IN EVENT PORT { Compute_Entrypoint => "watch"; Assert_Properties::RCMoperation => REFERENCE watch; Assert_Properties::RCMoperationKind => cyclic; }; watch : SERVER SUBPROGRAM watch; add : SERVER SUBPROGRAM add; END AP_Observation; SYSTEM IMPLEMENTATION AP_Observation.others LocalObject : DATA MPC_Data::Record_Type; DATA ACCESS LocalObject -> watch.localobject; DATA ACCESS LocalObject -> add.localobject; END AP_Observation.others; SUBPROGRAM watch LocalObject : REQUIRES DATA ACCESS MPC_Data::Record_Type; END watch; SUBPROGRAM add observation : IN PARAMETER MPC_Data::Record_Type; LocalObject : REQUIRES DATA ACCESS MPC_Data::Record_Type; END add; Copyright ASSERT Project 10

11 AADL code generation (VM) VM-AADL code generation SYSTEM MPC_AP END MPC_AP; SYSTEM IMPLEMENTATION MPC_AP.others SC1 : PROCESS AP_Detection.others; SC2 : PROCESS AP_Observation.others; SC3 : PROCESS AP_Observation.others; EVENT DATA PORT SC1.observation -> SC2.observation; EVENT DATA PORT SC1.observation -> SC3.observation; END MPC_AP.others; PROCESS AP_Detection observation : OUT EVENT DATA PORT MPC_Data::Record_Type; END AP_Detection; PROCESS IMPLEMENTATION AP_Detection.others AP_Detection_detectObservation : THREAD AP_Detection_detectObservation; EVENT DATA PORT AP_Detection_detectObservation.observation -> observation; END AP_Detection.others; Interconnected processes "Detection" Process PROCESS AP_Observation observation : IN EVENT DATA PORT MPC_Data::Record_Type; END AP_Observation; PROCESS IMPLEMENTATION AP_Observation.others LocalObject : DATA MPC_Data::Record_Type; AP_Observation_performObservation : THREAD AP_Observation_performObservation; AP_Observation_addObservation : THREAD AP_Observation_addObservation; EVENT DATA PORT observation -> AP_Observation_addObservation.observation; DATA ACCESS LocalObject -> watch.localobject; DATA ACCESS LocalObject -> add.localobject; END AP_Observation.others; "Observation" Process Copyright ASSERT Project 11

12 AADL code generation (VM) cont. SUBPROGRAM Detect observation : OUT PARAMETER MPC_Data::Record_Type; END Detect; Applicative function "detect" THREAD AP_Detection_detectObservation observation : OUT EVENT DATA PORT MPC_Data::Record_Type; END AP_Detection_detectObservation; THREAD IMPLEMENTATION AP_Detection_detectObservation.others CALLS { Detect : SUBPROGRAM Detect; }; PARAMETER Detect.observation -> observation; PROPERTIES Dispatch_Protocol => Periodic; END AP_Detection_detectObservation.others; Applicative function "add" Applicative function "watch" SUBPROGRAM add observation : IN PARAMETER MPC_Data::Record_Type; LocalObject : REQUIRES DATA ACCESS MPC_Data::Record_Type; END add; THREAD AP_Observation_addObservation observation : IN EVENT DATA PORT MPC_Data::Record_Type; LocalObject : REQUIRES DATA ACCESS MPC_Data::Record_Type; END AP_Observation_addObservation; THREAD IMPLEMENTATION AP_Observation_addObservation.others CALLS { add : SUBPROGRAM add; }; PARAMETER observation -> add.observation; DATA ACCESS LocalObject -> add.localobject; PROPERTIES Dispatch_Protocol => Sporadic; END AP_Observation_addObservation.others; "Detect" Periodic thread SUBPROGRAM watch LocalObject : REQUIRES DATA ACCESS MPC_Data::Record_Type; END watch; THREAD AP_Observation_performObservation LocalObject : REQUIRES DATA ACCESS MPC_Data::Record_Type; END AP_Observation_performObservation; THREAD IMPLEMENTATION AP_Observation_performObservation.others CALLS { watch : SUBPROGRAM watch; }; DATA ACCESS LocalObject -> watch.localobject; PROPERTIES Dispatch_Protocol => Periodic; END AP_Observation_performObservation.others; "Add" Sporadic thread "Watch" Periodic thread Copyright ASSERT Project 12

13 Concurrency View (from AADL code) Interconnected partitions "Detection" Process "Observation" Process Copyright ASSERT Project 13

14 Deployment View & AADL code (real) Bus Processor SYSTEM MPC END MPC; SYSTEM IMPLEMENTATION MPC.others MPC_Deployment : SYSTEM MPC_Deployment.others; MPC_AP : SYSTEM MPC_AP.others; PROPERTIES Actual_Processor_Binding => REFERENCE MPC_Deployment.SC3_Proc APPLIES TO MPC_AP.SC3; Actual_Processor_Binding => REFERENCE MPC_Deployment.SC1_Proc APPLIES TO MPC_AP.SC1; Actual_Processor_Binding => REFERENCE MPC_Deployment.SC2_Proc APPLIES TO MPC_AP.SC2; END MPC.others; HW SW to HW binding SW Operational system SYSTEM MPC_Deployment END MPC_Deployment; SYSTEM IMPLEMENTATION MPC_Deployment.others SC1_Proc : PROCESSOR Leon2; SC1_SC2 : BUS SpaceWire; SC1_SC3 : BUS SpaceWire; SC2_Proc : PROCESSOR Leon2; SC3_Proc : PROCESSOR Leon2; BUS ACCESS SC1_SC2 -> SC1_Proc.SC1_SC2; BUS ACCESS SC1_SC3 -> SC1_Proc.SC1_SC3; BUS ACCESS SC1_SC2 -> SC2_Proc.SC1_SC2; BUS ACCESS SC1_SC3 -> SC3_Proc.SC1_SC3; END MPC_Deployment.others; PROCESSOR Leon2 SC1_SC2 : REQUIRES BUS ACCESS SpaceWire; SC1_SC3 : REQUIRES BUS ACCESS SpaceWire; END Leon2; BUS SpaceWire END SpaceWire; Copyright ASSERT Project 14

15 Deployment View & AADL code (demo) SYSTEM MPC END MPC; May have different deployment views for a given SW architecture SYSTEM IMPLEMENTATION MPC.others MPC_Demo : SYSTEM MPC_Demo.others; MPC_AP : SYSTEM MPC_AP.others; PROPERTIES Actual_Processor_Binding => REFERENCE MPC_Demo.the_CPU APPLIES TO MPC_AP.SC3; Actual_Processor_Binding => REFERENCE MPC_Demo.the_CPU APPLIES TO MPC_AP.SC1; Actual_Processor_Binding => REFERENCE MPC_Demo.the_CPU APPLIES TO MPC_AP.SC2; END MPC.others; SYSTEM MPC_Demo END MPC_Demo; SYSTEM IMPLEMENTATION MPC_Demo.others the_cpu : PROCESSOR P4; END MPC_Demo.others; PROCESSOR P4 END P4; Copyright ASSERT Project 15

16 AADL and ASSERT: Conclusion As foreseen at the beginning of the project, the AADL fits well ASSERT modelling requirements. Use of a standard textual architectural language is a backbone to connect process activities: (i.e. ASN.1 to AADL; AADL to Scade; AADL to code;...). Semantical match is strong for Data, Functional, Concurrency, Physical and Deployment models (i.e. use of standard extension capabilities). "Could do better" for the Interface view (i.e. submit proposals to the AADL committee). The AADL can be an efficient way to disseminate ASSERT technology Copyright ASSERT Project 16

AADL committee, Valencia October 2 nd, Pierre Dissaux (Ellidiss) Maxime Perrotin (ESA)

AADL committee, Valencia October 2 nd, Pierre Dissaux (Ellidiss) Maxime Perrotin (ESA) AADL committee, Valencia October 2 nd, 2014 Pierre Dissaux (Ellidiss) Maxime Perrotin (ESA) what is TASTE? A tool-chain targeting heterogeneous, embedded systems, using a model-centric development approach

More information

AADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST

AADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST AADL to build DRE systems, experiments with Ocarina Jérôme Hugues, ENST ENST Research topic: Methods for DRE Building a DRE is still a complex issue: RT-CORBA, DDS are only partial solutions Still difficult

More information

AADL : about code generation

AADL : about code generation AADL : about code generation AADL objectives AADL requirements document (SAE ARD 5296) Analysis and Generation of systems Generation can encompasses many dimensions 1. Generation of skeletons from AADL

More information

The Ocarina Tool Suite. Thomas Vergnaud

The Ocarina Tool Suite. Thomas Vergnaud The Ocarina Tool Suite Motivation 2 ENST is developing a middleware architecture: PolyORB generic, configurable, interoperable enables middleware verification create a tool chain

More information

Model Editing & Processing Tools. AADL Committee, San Diego February 4th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.

Model Editing & Processing Tools. AADL Committee, San Diego February 4th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s. Model Editing & Processing Tools AADL Committee, San Diego February 4th, 2015 Pierre Dissaux Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Software w w w. e l l i d i s s.

More information

Presentation of the AADL: Architecture Analysis and Design Language

Presentation of the AADL: Architecture Analysis and Design Language Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool

More information

From MDD back to basic: Building DRE systems

From MDD back to basic: Building DRE systems From MDD back to basic: Building DRE systems, ENST MDx in software engineering Models are everywhere in engineering, and now in software engineering MD[A, D, E] aims at easing the construction of systems

More information

AADL Inspector Tutorial. ACVI Workshop, Valencia September 29th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.

AADL Inspector Tutorial. ACVI Workshop, Valencia September 29th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s. AADL Inspector Tutorial ACVI Workshop, Valencia September 29th, 2014 Pierre Dissaux Ellidiss Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Ellidiss Software w w w. e l l i

More information

Presentation of the AADL: Architecture Analysis and Design Language

Presentation of the AADL: Architecture Analysis and Design Language Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool

More information

Institut Supérieur de l Aéronautique et de l Espace Ocarina: update and future directions

Institut Supérieur de l Aéronautique et de l Espace Ocarina: update and future directions Institut Supérieur de l Aéronautique et de l Espace Ocarina: update and future directions Jérôme Hugues, ISAE/DMIA jerome.hugues@isae.fr Ocarina story 2004: ESA promoted the use of AADL 1.0 in the context

More information

Generating high-integrity systems with AADL and Ocarina. Jérôme Hugues, ISAE/DMIA

Generating high-integrity systems with AADL and Ocarina. Jérôme Hugues, ISAE/DMIA Generating high-integrity systems with AADL and Ocarina Jérôme Hugues, ISAE/DMIA jerome.hugues@isae.fr Modeling with AADL, what else? AADL is an interesting framework to model and validate complex systems:

More information

From the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite

From the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite From the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite JEROME HUGUES GET-Télécom Paris LTCI-UMR 5141 CNRS and BECHIR ZALILA GET-Télécom Paris LTCI-UMR 5141 CNRS and LAURENT PAUTET

More information

An Information Model for High-Integrity Real Time Systems

An Information Model for High-Integrity Real Time Systems An Information Model for High-Integrity Real Time Systems Alek Radjenovic, Richard Paige, Philippa Conmy, Malcolm Wallace, and John McDermid High-Integrity Systems Group, Department of Computer Science,

More information

Design and Implementation of Real-Time Distributed Systems with the ASSERT Virtual Machine

Design and Implementation of Real-Time Distributed Systems with the ASSERT Virtual Machine Design and Implementation of Real-Time Distributed Systems with the ASSERT Virtual Machine Juan Zamorano, Juan A. de la Puente Universidad Politécnica de Madrid (UPM) E-28040 Madrid, Spain jzamora@fi.upm.es,

More information

Executable AADL. Real Time Simulation of AADL Models. Pierre Dissaux 1, Olivier Marc 2.

Executable AADL. Real Time Simulation of AADL Models. Pierre Dissaux 1, Olivier Marc 2. Executable AADL Real Time Simulation of AADL Models Pierre Dissaux 1, Olivier Marc 2 1 Ellidiss Technologies, Brest, France. 2 Virtualys, Brest, France. pierre.dissaux@ellidiss.com olivier.marc@virtualys.com

More information

COTRE as an AADL profile

COTRE as an AADL profile COTRE as an AADL profile Pierre GAUFILLET & Patrick FARAIL AIRBUS FRANCE pierre.gaufillet@airbus.com / patrick.farail@airbus.com Tel. : +33 (0)5.61.18.84.85 / +33 (0)5.61.93.66.28 COTRE overview 1/2 Funded

More information

To cite this document

To cite this document This is an author-depositedd version published in: Eprints ID: 4733 http://oatao.univ-toulouse.fr/ To cite this document: HUGUES Jérôme. AADL, de l'analyse à la génération de code. In: Séminaire DTIM -

More information

Rapid Prototyping of Distributed Real-Time Embedded Systems Using the AADL and Ocarina

Rapid Prototyping of Distributed Real-Time Embedded Systems Using the AADL and Ocarina Rapid Prototyping of Distributed Real-Time Embedded Systems Using the AADL and Ocarina Jérôme HUGUES, Bechir ZALILA, Laurent PAUTET GET-Télécom Paris LTCI-UMR 5141 CNRS 46, rue Barrault, F-75634 Paris

More information

Workshop 1: Specification for SystemC-AADL interoperability

Workshop 1: Specification for SystemC-AADL interoperability Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations

More information

Using the AADL for mission critical software development paper presented at the ERTS conference, Toulouse, 21 January 2004

Using the AADL for mission critical software development paper presented at the ERTS conference, Toulouse, 21 January 2004 Using the AADL for mission critical software development paper presented at the ERTS conference, Toulouse, 21 January 2004 Pierre Dissaux, pierre.dissaux@tni-world.com TNI-Europe Limited Mountbatten Court,

More information

AADL Generative Implementation Annex

AADL Generative Implementation Annex Institut Supérieur de l Aéronautique et de l Espace AADL Generative Implementation Annex Jérôme Hugues, ISAE Key question answered by the annex How to implement a subprogram, and bind it to an AADL model?

More information

Architecture Modeling in embedded systems

Architecture Modeling in embedded systems Architecture Modeling in embedded systems Ákos Horváth Model Driven Software Development Lecture 11 Budapest University of Technology and Economics Department of Measurement and Information Systems Abstract

More information

This is an author-deposited version published in: Eprints ID: 3664

This is an author-deposited version published in:   Eprints ID: 3664 This is an author-deposited version published in: http://oatao.univ-toulouse.fr/ Eprints ID: 3664 To cite this document: GILLES, Olivier. HUGUES, Jérôme. Expressing and enforcing user-defined constraints

More information

MODELING OF MULTIPROCESSOR HARDWARE PLATFORMS FOR SCHEDULING ANALYSIS

MODELING OF MULTIPROCESSOR HARDWARE PLATFORMS FOR SCHEDULING ANALYSIS 1 MODELING OF MULTIPROCESSOR HARDWARE PLATFORMS FOR SCHEDULING ANALYSIS Stéphane Rubini, Christian Fotsing, Frank Singhoff, Hai Nam Tran Lab-STICC, University of Western Britany (UBO) Contact: Stephane.Rubini@univ-brest.fr

More information

UML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2

UML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2 UML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2 Jérôme Hugues Gilles Lasnier Laurent Pautet Lutz Wrage jerome.hugues@isae.fr gilles.lasnier@telecom-paristech.fr laurent.pautet@telecom-paristech.fr

More information

The TASTE MBE development toolchain - update & case-studies

The TASTE MBE development toolchain - update & case-studies The TASTE MBE development toolchain - update & case-studies Julien Delange 18/10/2010 Agenda 1. Overview of the TASTE environment 2. Latest improvements 3. Ongoing projects, conclusion TASTE update & case-studies

More information

Dependability Modeling Based on AADL Description (Architecture Analysis and Design Language)

Dependability Modeling Based on AADL Description (Architecture Analysis and Design Language) Dependability Modeling Based on AADL Description (Architecture Analysis and Design Language) Ana Rugina, Karama Kanoun and Mohamed Kaâniche {rugina, kanoun, kaaniche}@laas.fr European Integrated Project

More information

Architecture Description Languages. Peter H. Feiler 1, Bruce Lewis 2, Steve Vestal 3 and Ed Colbert 4

Architecture Description Languages. Peter H. Feiler 1, Bruce Lewis 2, Steve Vestal 3 and Ed Colbert 4 Architecture Description Languages An Overview of the SAE Architecture Analysis & Design Language (AADL) Standard: A Basis for Model-Based Architecture-Driven Embedded Systems Engineering Peter H. Feiler

More information

AADL Subsets Annex Update

AADL Subsets Annex Update AADL Subsets Annex Update V. Gaudel, P. Dissaux, A. Plantec, F. Singhoff, J. Hugues*, J. Legrand University of Brest/UBO, Lab-Sticc, France Ellidiss Technologies, France *Institut Supérieur de l Aéronautique

More information

Update on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior

Update on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior October 19, 2010 BLESS Progress Report (1) Update on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior Brian Larson Multitude Corporation October 19, 2010 October

More information

This is an author-deposited version published in: Eprints ID: 10292

This is an author-deposited version published in:  Eprints ID: 10292 Open Archive Toulouse Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited

More information

POK. An ARINC653-compliant operating system released under the BSD licence. Julien Delange, European Space Agency

POK. An ARINC653-compliant operating system released under the BSD licence. Julien Delange, European Space Agency POK An ARINC653-compliant operating system released under the BSD licence Julien Delange, European Space Agency Laurent Lec, MakeMeReach Introduction Problems

More information

AADL Tools & Technology. AADL committee 22 April Pierre Dissaux. Ellidiss. T e c h n o l o g i e s. w w w. e l l i d i s s.

AADL Tools & Technology. AADL committee 22 April Pierre Dissaux. Ellidiss. T e c h n o l o g i e s. w w w. e l l i d i s s. AADL Tools & Technology AADL committee 22 April 2013 Pierre Dissaux Ellidiss T e c h n o l o g i e s w w w. e l l i d i s s. c o m Independent SW tool editor: Ellidiss Software w w w. e l l i d i s s.

More information

Learn AADL concepts in a pleasant way

Learn AADL concepts in a pleasant way Learn AADL concepts in a pleasant way Julien DELANGE, Peter FEILER at Software Engineer Institute, Carnegie Mellon University delange@enst.fr, phf@sei.cmu.edu February 24, 2009 Contents 1 Before you start

More information

A Case Study for HRT-UML

A Case Study for HRT-UML A Case Study for HRT-UML Massimo D Alessandro, Silvia Mazzini, Francesco Donati Intecs HRT, Via L. Gereschi 32, I-56127 Pisa, Italy Silvia.Mazzini@pisa.intecs.it Abstract The Hard-Real-Time Unified Modelling

More information

Foundations of a New Software Engineering Method for Real-time Systems

Foundations of a New Software Engineering Method for Real-time Systems -1- Main issues -8- Approach -2- Co-modeling -9- Abstraction -15- Algorithms -3- DRES Modeling -10- Implementation -16- xuml -4- DRES Modeling -11- RC phase -17- Action Language -5- DRES Modeling -12-

More information

AADL Simulation and Performance Analysis in SystemC

AADL Simulation and Performance Analysis in SystemC Fourth IEEE International workshop UML and AADL 2nd June 2009 Potsdam, Germany Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University of Cantabria, Santander, Spain. This work

More information

Towards the integration of Overture and TASTE

Towards the integration of Overture and TASTE Towards the integration of Overture and TASTE T. Fabbri 1, M. Verhoef 2, V. Bandur 3, M. Perrotin 2, T. Tsiodras 2, P.G. Larsen 3 with many thanks to K.G. Lausdahl and P.W.V. Tran-Jørgensen work performed

More information

Hybrid Verification in SPARK 2014: Combining Formal Methods with Testing

Hybrid Verification in SPARK 2014: Combining Formal Methods with Testing IEEE Software Technology Conference 2015 Hybrid Verification in SPARK 2014: Combining Formal Methods with Testing Steve Baird Senior Software Engineer Copyright 2014 AdaCore Slide: 1 procedure Array_Indexing_Bug

More information

ARINC653 toolset: Ocarina, Cheddar and POK

ARINC653 toolset: Ocarina, Cheddar and POK ARINC653 toolset: Ocarina, Cheddar and POK Julien Delange Laurent Pautet 09/11/09 Context ARINC653 systems Layered architecture Enforce isolation across partitions High-integrity,

More information

AADL performance analysis with Cheddar : a review

AADL performance analysis with Cheddar : a review AADL performance analysis with Cheddar : a review P. Dissaux*, J. Legrand*, A. Plantec+, F. Singhoff+ *Ellidiss Technologies, France +University of Brest/UBO, LISyC, France Talk overview 1. Cheddar project

More information

Semantics-Based Integration of Embedded Systems Models

Semantics-Based Integration of Embedded Systems Models Semantics-Based Integration of Embedded Systems Models Project András Balogh, OptixWare Research & Development Ltd. n 100021 Outline Embedded systems overview Overview of the GENESYS-INDEXYS approach Current

More information

Platform modeling and allocation

Platform modeling and allocation Platform modeling and allocation Systems Engineering BSc Course Budapest University of Technology and Economics Department of Measurement and Information Systems Traceability Platform-based systems design

More information

Modelling Avionics Architectures

Modelling Avionics Architectures Modelling Avionics Architectures Julien Delange Hollywood, Florida 24/01/2011 ESA UNCLASSIFIED For Official Use Rationale 1. System architectures don t differ significantly a. One OBC that communicate

More information

THE ASSERT VIRTUAL MACHINE KERNEL: SUPPORT FOR PRESERVATION OF TEMPORAL PROPERTIES

THE ASSERT VIRTUAL MACHINE KERNEL: SUPPORT FOR PRESERVATION OF TEMPORAL PROPERTIES THE ASSERT VIRTUAL MACHINE KERNEL: SUPPORT FOR PRESERVATION OF TEMPORAL PROPERTIES Juan Zamorano, Juan A. de la Puente, José A. Pulido, and Santiago Urueña Universidad Politécnica de Madrid (UPM), Spain

More information

STRAST. UPMSat-2 On-board computers. Grupo de Sistemas de Tiempo Real y Arquitectura de Servicios Telemáticos Universidad Politécnica de Madrid.

STRAST. UPMSat-2 On-board computers. Grupo de Sistemas de Tiempo Real y Arquitectura de Servicios Telemáticos Universidad Politécnica de Madrid. On-board computers Grupo de Sistemas de Tiempo Real y Arquitectura de Servicios Telemáticos Universidad Politécnica de Madrid dit UPM Computers in spacecraft Computers are used on board of spacecraft for

More information

Towards AADL to SystemC mapping for partitioned systems. Etienne Borde Laurent Pautet Marc Gatti

Towards AADL to SystemC mapping for partitioned systems. Etienne Borde Laurent Pautet Marc Gatti Towards AADL to SystemC mapping for partitioned systems Michael Lafaye Etienne Borde Laurent Pautet Marc Gatti Presentation of a First Mapping Prototype: AADL to SystemC for Avionics Partitioned Systems

More information

Pattern-Based Analysis of an Embedded Real-Time System Architecture

Pattern-Based Analysis of an Embedded Real-Time System Architecture Pattern-Based Analysis of an Embedded Real-Time System Architecture Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 Outline Introduction to SAE AADL Standard The case study Towards

More information

How to Use the BLESS Plug-in to OSATE

How to Use the BLESS Plug-in to OSATE How to Use the BLESS Plug-in to OSATE Brian R Larson Kansas State University brl@k-state.edu September 29, 2014 Architecture-Centric Virtual Integration Workshop MoDELS Conference Universitat Politecnica

More information

AADS+: AADL Simulation including the Behavioral Annex

AADS+: AADL Simulation including the Behavioral Annex AADS+: AADL Simulation including the Behavioral Annex Fifth IEEE International workshop UML and AADL 24th March 2010, Oxford, UK Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University

More information

RAMSES. Refinement of AADL Models for the Synthesis of Embedded Systems. Etienne Borde

RAMSES. Refinement of AADL Models for the Synthesis of Embedded Systems. Etienne Borde Refinement of AADL Models for the Synthesis of Embedded Systems Etienne Borde etienne.borde@telecom-paristech.fr AADL: Architecture Analysis and Design Language We use AADL to model SCES architectures:

More information

Model-Based Engineering for the Development of ARINC653 Architectures

Model-Based Engineering for the Development of ARINC653 Architectures 09ATC-0265 Model-Based Engineering for the Development of ARINC653 Architectures Copyright 2009 SAE International Julien Delange, Olivier Gilles, Jérôme Hugues, Laurent Pautet TELECOM ParisTech LTCI UMR

More information

HOOD, STOOD and AADL. Ada Europe, Valencia June 2010

HOOD, STOOD and AADL. Ada Europe, Valencia June 2010 HOOD, STOOD and AADL Ada Europe, Valencia June 2010 Tony Elliston The ELLIDISS Group Model Driven Engineering with Component Based Approaches for Critical Systems and Software Ellidiss Software w w w.

More information

COMPASS GRAPHICAL MODELLER

COMPASS GRAPHICAL MODELLER COMPASS GRAPHICAL MODELLER Viet Yen Nguyen Software Modelling and Verification Group RWTH Aachen University Final Presentation Days, April 2012, ESTEC Christian Dehnert, Joost-Pieter Katoen, Thomas Noll

More information

AO4AADL Compiler. Sihem Loukil. June 2011

AO4AADL Compiler. Sihem Loukil. June 2011 AO4AADL Compiler Sihem Loukil June 2011 We present in this report the main tools used in our work. Then, we detail one of our main contributions. Finally, we present the several steps to implement our

More information

IOT FLAGSHIP PROJECT. Dr. Mario Drobics, AIT

IOT FLAGSHIP PROJECT. Dr. Mario Drobics, AIT IOT FLAGSHIP PROJECT Dr. Mario Drobics, AIT Challenge Digitalization over the entire product lifecycle accelerates the development, validation, instrumentation and deployment of complex industrial products

More information

AEROSPACE STANDARD ARCHITECTURE ANALYSIS & DESIGN LANGUAGE (AADL) V2 PROGRAMMING LANGUAGE ANNEX DOCUMENT

AEROSPACE STANDARD ARCHITECTURE ANALYSIS & DESIGN LANGUAGE (AADL) V2 PROGRAMMING LANGUAGE ANNEX DOCUMENT AS5506A AEROSPACE STANDARD 2013-01-25 ARCHITECTURE ANALYSIS & DESIGN LANGUAGE (AADL) V2 PROGRAMMING LANGUAGE ANNEX DOCUMENT This Architecture Analysis & Design Language (AADL) standard document was prepared

More information

System Approach for a SpaceWire Network Template reference : C-EN

System Approach for a SpaceWire Network Template reference : C-EN System Approach for a SpaceWire Network Template reference : 100181700C-EN Prepared by Stephane DETHEVE / Bruno MASSON PLAN Page 2 SYSTEM APPROACH FOR A SPACEWIRE NETWORK INTRODUCTION SIMULATION BREADBOARDING

More information

SPARK Update Ada Europe 2012

SPARK Update Ada Europe 2012 [SPARK] SPARK Update Ada Europe 2012 Stuart Matthews Copyright Altran Praxis Contents Background SPARK Pro Product Update SPARK Book New Edition SPARK Training Copyright Altran Praxis Corporate Markets

More information

Architecture Analysis and Design Language (AADL) Part 2

Architecture Analysis and Design Language (AADL) Part 2 Architecture Analysis and Design Language (AADL) Part 2 1 Recap 2 Recap: My Car System 3 Today s topics Thread Process Connection Flow Latency analysis 4 Data Category The data category captures a data

More information

INTERNATIONAL TELECOMMUNICATION UNION

INTERNATIONAL TELECOMMUNICATION UNION INTERNATIONAL TELECOMMUNICATION UNION ITU-T X.680 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU Corrigendum 1 (06/99) SERIES X: DATA NETWORKS AND OPEN SYSTEM COMMUNICATIONS OSI networking and system

More information

Understanding the Relationship between AADL and Real-Time Embedded Systems Operating Systems

Understanding the Relationship between AADL and Real-Time Embedded Systems Operating Systems Pyrrhus Software Enduring Solutions Understanding the Relationship between AADL and Real-Time Embedded Systems Operating Systems Joyce L Tokar, PhD AS-2C Committee Member, Co-editor, Programming Language

More information

TOPCASED. Current status

TOPCASED. Current status TOPCASED Current status Current tasks & facts Definition of quality assurance & Control by the Quality Group Build the maintenance infrastructure for the already developped software : To fund architecture

More information

Model Verification: Return of experience

Model Verification: Return of experience Model Verification: Return of experience P. Dissaux 1, P. Farail 2 1: Ellidiss Technologies, 24, quai de la douane, 29200 Brest, France 2: Airbus Operations SAS, 316 route de Bayonne, 31060 Toulouse, France

More information

An open-source tool-chain for embedded software development. Maxime Perrotin TEC-SWE

An open-source tool-chain for embedded software development. Maxime Perrotin TEC-SWE taste training An open-source tool-chain for embedded software development Maxime Perrotin TEC-SWE Introduction - what is TASTE? A tool-chain targeting heterogeneous, embedded systems, using a model-centric

More information

ISO/IEC INTERNATIONAL STANDARD. Information technology ASN.1 encoding rules: Specification of Octet Encoding Rules (OER)

ISO/IEC INTERNATIONAL STANDARD. Information technology ASN.1 encoding rules: Specification of Octet Encoding Rules (OER) INTERNATIONAL STANDARD ISO/IEC 8825-7 Second edition 2015-11-15 Information technology ASN.1 encoding rules: Specification of Octet Encoding Rules (OER) Technologies de l'information -- Règles de codage

More information

Modelling of PnP Weapon Systems with AADL Protocol Behaviour

Modelling of PnP Weapon Systems with AADL Protocol Behaviour Modelling of PnP Weapon Systems with AADL Protocol Behaviour A. Windisch and H. Schlatt EADS, Systems Engineering 81663 Munich, Germany Contents Introduction Notational Issues and Modelling Approach The

More information

Tools for Formally Reasoning about Systems. June Prepared by Lucas Wagner

Tools for Formally Reasoning about Systems. June Prepared by Lucas Wagner Tools for Formally Reasoning about Systems June 9 2015 Prepared by Lucas Wagner 2015 Rockwell 2015 Collins. Rockwell All Collins. rights reserved. All rights reserved. Complex systems are getting more

More information

MODELING SHARED- MEMORY MULTIPROCESSOR SYSTEMS WITH AADL

MODELING SHARED- MEMORY MULTIPROCESSOR SYSTEMS WITH AADL MODELING SHARED- MEMORY MULTIPROCESSOR SYSTEMS WITH AADL Stéphane Rubini, Frank Singhoff Lab-STICC, University of Western Brittany (UBO), Brest, France Contact: Stephane.Rubini@univ-brest.fr Pierre Dissaux

More information

CSSE 490 Model-Based Software Engineering: Architecture Description Languages (ADL)

CSSE 490 Model-Based Software Engineering: Architecture Description Languages (ADL) CSSE 490 Model-Based Software Engineering: Architecture Description Languages (ADL) Shawn Bohner Office: Moench Room F212 Phone: (812) 877-8685 Email: bohner@rose-hulman.edu Learning Outcomes: MBE Discipline

More information

UML for RTES: develop a UML-based proposal for modelling and analysing of RTES

UML for RTES: develop a UML-based proposal for modelling and analysing of RTES Year 2 Review Paris, November 8th and 9th, 2006 UML for RTES: UML for RTES: develop a UML-based proposal for modelling and analysing of RTES Highlight on Activity leader : Francois Terrier & Sebastien

More information

Prototyping of Distributed Embedded Systems Using AADL

Prototyping of Distributed Embedded Systems Using AADL Prototyping of Distributed Embedded Systems Using AADL Mohamed Yassin Chkouri and Marius Bozga {Yassin.Chkouri, Marius.Bozga}@imag.fr Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES Abstract.

More information

PolyORB High Integrity User s Guide

PolyORB High Integrity User s Guide PolyORB High Integrity User s Guide Ada 2005 Edition Version 1.1w Date: 11 November 2012 Jér^ome Hugues, Bechir Zalila Copyright c 2006-2009 École nationale supérieure des télécommunications Permission

More information

ARINC653 and AADL. Julien Delange Laurent Pautet

ARINC653 and AADL. Julien Delange Laurent Pautet ARINC653 and AADL Julien Delange delange@enst.fr Laurent Pautet pautet@enst.fr Background ARINC653, avionics standard Partitioning support Runtime services (communication, ) Partition 1 Partition 2 ARINC653

More information

SEI/CMU Efforts on Assured Systems

SEI/CMU Efforts on Assured Systems Unclassified//For Official Use Only SEI/CMU Efforts on Assured Systems 15 November 2018 *** Greg Shannon CERT Division Chief Scientist Software Engineering Institute Carnegie Mellon University Pittsburgh,

More information

ARINC653 AADL Annex Update

ARINC653 AADL Annex Update ARINC653 AADL Annex Update Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 Julien Delange AADL Meeting February 15 Report Documentation Page Form Approved OMB No. 0704-0188

More information

FPGAs: High Assurance through Model Based Design

FPGAs: High Assurance through Model Based Design FPGAs: High Assurance through Based Design AADL Workshop 24 January 2007 9:30 10:00 Yves LaCerte Rockwell Collins Advanced Technology Center 400 Collins Road N.E. Cedar Rapids, IA 52498 ylacerte@rockwellcollins.cm

More information

Scheduling analysis of AADL architecture models

Scheduling analysis of AADL architecture models Scheduling analysis of AADL architecture models Frank Singhoff+, Pierre Dissaux* +Lab-STICC/CNRS UMR 6285, Université de Bretagne Occidentale, France *Ellidiss Technologies, France Outline Goal: overview

More information

Plug-in Development for the Open Source AADL Tool Environment Part 3: Generation & External Models

Plug-in Development for the Open Source AADL Tool Environment Part 3: Generation & External Models Plug-in Development for the Open Source AADL Tool Environment Part 3: Generation & External Models Peter Feiler / Aaron Greenhouse Software Engineering Institute (phf / aarong)@sei.cmu.edu 412-268- (7790

More information

The Montana Toolset: OSATE Plugins for Analysis and Code Generation

The Montana Toolset: OSATE Plugins for Analysis and Code Generation Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005

More information

Introduction to the Participant Portal services

Introduction to the Participant Portal services Research and Innovation Participant Portal Introduction to the Participant Portal services Agnes Hegyvarine Nagy agnes.nagy-hegyvarine@ec.europa.eu ERCEA David Baird DIGIT 1 What's new in Horizon 2020?

More information

AADL resource requirements analysis with Cheddar F. Singhoff, J. Legrand, L. Nana University of Brest, France LYSIC/EA 3883

AADL resource requirements analysis with Cheddar F. Singhoff, J. Legrand, L. Nana University of Brest, France LYSIC/EA 3883 AADL resource requirements analysis with Cheddar F. Singhoff, J. Legrand, L. Nana University of Brest, France LYSIC/EA 3883 SAE AADL wg, oct.'05 1 Introduction and motivations Real time scheduling Analysis

More information

Experience Report on Implementing and Applying a Standard Real- Time Embedded Component Platform Gregory Haik gregory.haik [at] fr.thalesgroup.

Experience Report on Implementing and Applying a Standard Real- Time Embedded Component Platform Gregory Haik gregory.haik [at] fr.thalesgroup. Experience Report on Implementing and Applying a Standard Real- Time Embedded Component Platform Gregory Haik gregory.haik [at] fr.thalesgroup.com V. Watine, V. Seignole, O. Hachet, J.-L. Gilbert, H. Balp

More information

Safety Critical Software and Systems General Electric

Safety Critical Software and Systems General Electric Safety Critical Software and Systems Research @ General Electric July 13, 2016 Imagination at work. Software & Systems Challenges @ GE Critical Infrastructure Aerospace, Power Generation, Transmission

More information

An Implementation of the Behavior Annex in the AADL-toolset Osate2

An Implementation of the Behavior Annex in the AADL-toolset Osate2 2011 16th IEEE International Conference on Engineering of Complex Computer Systems An Implementation of the Behavior Annex in the AADL-toolset Osate2 Gilles Lasnier, Laurent Pautet Inst. TELECOM - TELECOM

More information

Modeling and verification of memory architectures with AADL and REAL

Modeling and verification of memory architectures with AADL and REAL Modeling and verification of memory architectures with AADL and REAL Stéphane Rubini, Frank Singhoff LISyC - University of Brest - UEB 20, Avenue Le Gorgeu, CS 93837 29238 Brest Cedex 3, France {stephane.rubini,frank.singhoff}@univ-brest.fr

More information

Modeling Software with SystemC 3.0

Modeling Software with SystemC 3.0 Modeling Software with SystemC 3.0 Thorsten Grötker Synopsys, Inc. 6 th European SystemC Users Group Meeting Stresa, Italy, October 22, 2002 Agenda Roadmap Why Software Modeling? Today: What works and

More information

Glossary of Exchange Network Related Groups

Glossary of Exchange Network Related Groups Glossary of Exchange Network Related Groups CDX Central Data Exchange EPA's Central Data Exchange (CDX) is the point of entry on the National Environmental Information Exchange Network (Exchange Network)

More information

Model-Based Engineering for the Development of ARINC653 Architectures

Model-Based Engineering for the Development of ARINC653 Architectures Model-Based Engineering for the Development of ARINC653 Architectures SAE 2009 AeroTech Congress and Exhibition Julien Delange Olivier Gilles Jérôme Hugues Laurent Pautet Context ARINC653 systems Time

More information

ADeS presentation. a simulator for AADL v Amélie Schyn Romain Sezestre Jean-François Tilman

ADeS presentation. a simulator for AADL v Amélie Schyn Romain Sezestre Jean-François Tilman ADeS presentation a simulator for AADL v0.2.3 Amélie Schyn Romain Sezestre Jean-François Tilman 1 Agenda Objective of the simulation Presentation of the tool Demonstration To go further 2 Part I Objective

More information

Architecture-driven development of Climate Control Software LMS Imagine.Lab Embedded Software Designer Siemens DF PL

Architecture-driven development of Climate Control Software LMS Imagine.Lab Embedded Software Designer Siemens DF PL Architecture-driven development of Climate Control Software LMS Imagine.Lab Embedded Software Designer Siemens DF PL Restricted Siemens AG 2017 Realize innovation. Content 1 Overview 3 2 LMS Imagine.Lab

More information

Introduction to AADL 1

Introduction to AADL 1 Introduction to AADL 1 M. Filali joint work with Bernard Berthomieu, Jean-Paul Bodeveix, Christelle Chaudet, Silvano Dal Zilio, François Vernadat IRIT-CNRS ; University of Toulouse, France LAAS-CNRS ;

More information

HIERARCHICAL DESIGN. RTL Hardware Design by P. Chu. Chapter 13 1

HIERARCHICAL DESIGN. RTL Hardware Design by P. Chu. Chapter 13 1 HIERARCHICAL DESIGN Chapter 13 1 Outline 1. Introduction 2. Components 3. Generics 4. Configuration 5. Other supporting constructs Chapter 13 2 1. Introduction How to deal with 1M gates or more? Hierarchical

More information

Outline HIERARCHICAL DESIGN. 1. Introduction. Benefits of hierarchical design

Outline HIERARCHICAL DESIGN. 1. Introduction. Benefits of hierarchical design Outline HIERARCHICAL DESIGN 1. Introduction 2. Components 3. Generics 4. Configuration 5. Other supporting constructs Chapter 13 1 Chapter 13 2 1. Introduction How to deal with 1M gates or more? Hierarchical

More information

The Digitising European Industry strategy & H2020 calls related to Cyber-Physical Systems

The Digitising European Industry strategy & H2020 calls related to Cyber-Physical Systems The Digitising European Industry strategy & H2020 calls related to Cyber-Physical Systems #DigitiseEU Dr. Werner Steinhögl European Commission - DG CONNECT Technologies and Systems for Digitising Industry

More information

Update on AADLInspector and Cheddar : new interface and multiprocessors analysis

Update on AADLInspector and Cheddar : new interface and multiprocessors analysis Update on AADLInspector and Cheddar : new interface and multiprocessors analysis P. Dissaux*, J. Legrand*, A. Schach*, S. Rubini+, J. Boukhobza+, L. Lemarchand+, J.P. Diguet+, N. Tran+, M. Dridi+, R. Bouaziz$,

More information

How to adjust and improve the security level of infrastructure

How to adjust and improve the security level of infrastructure How to adjust and improve the security level of infrastructure Andrea Demadonna UNIFE Luigi Rucher ThalesGroup Andrea Bastianelli ThalesGroup UNIFE Florence, 25 November 2016 About UNIFE UNIFE represents

More information

On-Board Data Systems

On-Board Data Systems On-Board Data Systems Ph. Armbruster TEC-ED Email: philippe.armbruster@esa.int Slide : 1 Avionics for multi-mission platforms, hard Facts Avionics take an important share of the platform cost Many building

More information

The ASSERT Virtual Machine Kernel: Support for preservation of temporal properties

The ASSERT Virtual Machine Kernel: Support for preservation of temporal properties The ASSERT Virtual Machine Kernel: Support for preservation of temporal properties Juan Zamorano Juan A. de la Puente José A. Pulido Santiago Urueña Universidad Politécnica de Madrid (UPM), Spain Contact

More information

Generating Petri Nets from AADL descriptions. Thomas Vergnaud

Generating Petri Nets from AADL descriptions. Thomas Vergnaud Generating Petri Nets from AADL descriptions Designing a Distribution Runtime for the AADL work at ENST focuses on the building of communication middlewares manage communication

More information