E-BLOW: E-Beam Lithography Overlapping aware Stencil Planning for MCC System
|
|
- Linda Williamson
- 5 years ago
- Views:
Transcription
1 E-BLOW: E-Beam Lithography Overlapping aware Stencil Planning for MCC System Bei Yu, Kun Yuan*, Jhih-Rong Gao, and David Z. Pan ECE Dept. University of Texas at Austin, TX *Cadence Inc., CA Supported in part by NSF and NSFC
2 Introduction E-Beam t E-Beam lithography: Several decades, for mask manufacturing Candidate for next generation lithography, with MPL/EUV/DSA t Conventional E-Beam system: variable shaped beams (VSB): shaping aperture + second aperture Character Projection (CP): a pattern (character) is pre-designed on the stencil, then it can be printed in one electronic shot; Electrical Guns Electrical Gun Shaping Apentures Shaping Apenture nd Apenture Stencil Wafer 2 Wafer
3 Introduction MCC system t Multi-Column Cell (MCC) system Several independent character projections (CP) to speed-up Each CP is applied on one section of wafer. Share one stencil design Electrical Guns MCC system with 4 CPs Shaping Apentures 4 stencils share 1 design Stencils w1 w2 w3 w4 4 Regions on Wafer 3
4 Introduction MCC system Shot# t MCC system with: P CPs, wafer is divided into P regions n character candidates (patterns) {c1,, cn} For ci, its VSB shot# is ni; repeat on region ai: indicate whether ci is selected on stencil w c t Total shot# for region : t ic w c With stencil, CP shot# Without stencil, VSB Shot# t MCC system writing time: 4
5 Problem Formulation Overlapping aware Stencil Planning (OSP) Problem: t Input: set of characters; MCC system info t Output: selected characters, pack them on stencil t Objective: minimize MCC system writing time t 1D-OSP and 2D-OSP problems: D E F D E F A B C A B C 5
6 Problem Formulation-- Complexity t Lemma 1: 1D-OSP is NP-hard Reduced from Multiple-Knapsack problem D E F A B C t Lemma 2: 2D-OSP is NP-hard Reduced from Strip Packing problem D E F A B C t New challenges for MCC system: New total shot# functions More character number (more than 4000) E-BLOW 6
7 E-BLOW for 1D-OSP t ILP formulation NP-hard to solve ILP, runtime penalty. LP relaxation cannot be applied here. Why? (aik = ajk = 0.5) 7
8 E-BLOW for 1D-OSP (cont.) t Simplified ILP formulation t Theorem: The LP Rounding solution of (3) can be a 0.5/α approximation to program (3 ), where (3 ) is a similar multiple knapsack problem. 8
9 E-BLOW for 1D-OSP (cont.) t Novel iterative solving framework to near-optimal solution t LP relaxation with lower bound theoretically t Successive rounding t Dynamic programming based refinement Regions Info Characters Info Apply S-Blank Assumption Simplified LP Formulation Update LP Solve New LP Successive Rounding Refinement No Finish? Yes Output 1D-Stencil 9
10 E-BLOW for 2D-OSP t Simulated annealing based framework. t Sequence Pair as topology representation. t Pre-filter process to remove bad characters. t Clustering is applied to achieve speedup. Regions Info Characters Info Pre-Filter KD-Tree based Clustering Simulated Annealing based Packing Output 2D-Stencil 10
11 E-BLOW for 2D-OSP (cont.) t KD-Tree based Clustering Speed-up the process of finding available pair; From O(n) to O(logn); For c2 to find another candidate with the similar space, only scan c1 c5. Vertical Space c4 c2 c5 c9 c8 c2 c5 c7 c1 c7 c3 c4 c6 c8 c3 c6 c1 c9 Horizontal Space 11
12 1D-OSP Writing Time Comparison Shot Number for 1D cases 1,000, , , , , , , , , ,000 0 Greedy in [TCAD 12] [TCAD 12] E BLOW 1D 1 1D 2 1D 3 1D 4 1M 1 1M 2 t For 1D cases, greedy algorithm introduces 47% more wafer writing time, and [TCAD 12] introduces 19% more wafer writing time. 12 1M 3 1M 4 1M 5 1M 6 1M 7 1M 8
13 2D-OSP Writing Time Comparison 1,400,000 1,200,000 Greedy in [TCAD 12] [TCAD 12] E BLOW Shot Number for 2D cases 1,000, , , , , D 1 2D 2 2D 3 2D 4 2M 1 2M 2 2M 3 t For 2D cases, greedy introduces 30% more wafer writing time, while [TCAD 12] introduces 14% more wafer writing time. 13 2M 4 2M 5 2M 6 2M 7 2M 8
14 CPU Runtime Comparison 10,000 1,000 [TCAD 12] E BLOW Runtime (s) M 2 2M 3 2M 4 2M 5 2M 6 2M 7 2M 8 1D 1 1D 2 1D 3 1D 4 1M 1 1M 2 1M 3 1M 4 1M 5 1M 6 1M 7 1M 8 2D 1 2D 2 2D 3 2D 4 2M 1 t Compared with [TCAD 12], E-BLOW can reduce 34.3% of runtime for 1D cases, while 2.8 speedup for 2D cases. 14
15 Conclusion t E-BLOW, a tool to solve OSP problem in MCC system. t E-BLOW can achieve better performance in terms of wafer writing time and CPU runtime, for both MCC system and traditional E-Beam system. t E-Beam is under heavy R&D, including massive parallel writing. More research to improve the throughput of E-Beam More research on the E-Beam-aware design 15
16 t Thank You 16
Self-aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography
Self-aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography Jhih-Rong Gao, Bei Yu and David Z. Pan Dept. of Electrical and Computer Engineering The University of Texas at
More informationOverlapping-aware Throughput-driven Stencil Planning for E-Beam Lithography
Overlapping-aware Throughput-driven Stencil Planning for E-Beam Lithography Jian Kuang and Evangeline F.Y. Young Department of Computer Science and Engineering The Chinese University of Hong Kong, Shatin,
More informationDouble Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization
Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization Kun Yuan, Jae-Seo Yang, David Z. Pan Dept. of Electrical and Computer Engineering The University of Texas at Austin
More informationarxiv: v1 [cs.oh] 2 Aug 2014
Triple Patterning Lithography (TPL) Layout Decomposition using End-Cutting Bei Yu a 1, Subhendu Roy a, Jhih-Rong Gao b, David Z. Pan a a ECE Department, University of Texas at Austin, Austin, Texas, United
More informationStitch Aware Detailed Placement for Multiple E-Beam Lithography
Stitch Aware Detailed Placement for Multiple E-Beam Lithography Yibo Lin 1, Bei Yu 2, Yi Zou 1,3, Zhuo Li 4, Charles J. Alpert 4, and David Z. Pan 1 1 ECE Department, University of Texas at Austin 2 CSE
More informationIEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 2, FEBRUARY
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 2, FEBRUARY 2012 167 E-Beam Lithography Stencil Planning and Optimization with Overlapped Characters Kun Yuan,
More informationLayout Compliance for Triple Patterning Lithography: An Iterative Approach
Layout Compliane for Triple Patterning Lithography: An Iterative Approah Bei Yu, Gilda Garreton, David Z. Pan ECE Dept. University of Texas at Austin, Austin, TX, USA Orale Las, Orale Corporation, Redwood
More informationIncremental Layer Assignment for Critical Path Timing
Incremental Layer Assignment for Critical Path Timing Derong Liu 1, Bei Yu 2, Salim Chowdhury 3, and David Z. Pan 1 1 ECE Department, University of Texas at Austin, Austin, TX, USA 2 CSE Department, Chinese
More informationFlexible Packed Stencil Design with Multiple Shaping Apertures and Overlapping Shots for E-beam Lithography
1 Flexible Packed Stencil Design with Multiple Shaping Apertures and Overlapping Shots for E-beam Lithography Chris Chu, Fellow, IEEE and Wai-Kei Mak, Member, IEEE Abstract Electron-beam lithography has
More informationRimon IKENO, Takashi MARUYAMA, Tetsuya IIZUKA, Satoshi KOMATSU, Makoto IKEDA, and Kunihiro ASADA
High-throughput Electron Beam Direct Writing of VIA Layers by Character Projection using Character Sets Based on One-dimensional VIA Arrays with Area-efficient efficient Stencil Design Rimon IKENO, Takashi
More informationA Provably Good Approximation Algorithm for Rectangle Escape Problem with Application to PCB Routing
A Provably Good Approximation Algorithm for Rectangle Escape Problem with Application to PCB Routing Qiang Ma Hui Kong Martin D. F. Wong Evangeline F. Y. Young Department of Electrical and Computer Engineering,
More information15-854: Approximations Algorithms Lecturer: Anupam Gupta Topic: Direct Rounding of LP Relaxations Date: 10/31/2005 Scribe: Varun Gupta
15-854: Approximations Algorithms Lecturer: Anupam Gupta Topic: Direct Rounding of LP Relaxations Date: 10/31/2005 Scribe: Varun Gupta 15.1 Introduction In the last lecture we saw how to formulate optimization
More informationLaplacian Eigenmaps and Bayesian Clustering Based Layout Pattern Sampling and Its Applications to Hotspot Detection and OPC
Laplacian Eigenmaps and Bayesian Clustering Based Layout Pattern Sampling and Its Applications to Hotspot Detection and OPC Tetsuaki Matsunawa 1, Bei Yu 2 and David Z. Pan 3 1 Toshiba Corporation 2 The
More informationMetal-Density Driven Placement for CMP Variation and Routability
Metal-Density Driven Placement for CMP Variation and Routability ISPD-2008 Tung-Chieh Chen 1, Minsik Cho 2, David Z. Pan 2, and Yao-Wen Chang 1 1 Dept. of EE, National Taiwan University 2 Dept. of ECE,
More informationHybrid hotspot detection using regression model and lithography simulation
Hybrid hotspot detection using regression model and lithography simulation Taiki Kimura 1a, Tetsuaki Matsunawa a, Shigeki Nojima a and David Z. Pan b a Toshiba Corp. Semiconductor & Storage Products Company,
More informationWITH the need of industry for more and more smaller
1 Minimum Cost Layout Decomposition and Legalization for Triple Patterning Lithography Wenxing Zhu, Xingquan Li, Ziran Zhu Abstract With the need of 16/11nm cells, triple patterning lithography (TPL) has
More informationDouble Patterning-Aware Detailed Routing with Mask Usage Balancing
Double Patterning-Aware Detailed Routing with Mask Usage Balancing Seong-I Lei Department of Computer Science National Tsing Hua University HsinChu, Taiwan Email: d9762804@oz.nthu.edu.tw Chris Chu Department
More informationLID Assignment In InfiniBand Networks
LID Assignment In InfiniBand Networks Wickus Nienaber, Xin Yuan, Member, IEEE and Zhenhai Duan, Member, IEEE Abstract To realize a path in an InfiniBand network, an address, known as Local IDentifier (LID)
More informationarxiv: v1 [cs.ar] 11 Feb 2014
Self-aligned Double Patterning Friendly Configuration for Standard Cell Library Considering Placement Impact Jhih-Rong Gao, Bei Yu, Ru Huang *, and David Z. Pan ECE Dept. Univ. of Texas at Austin, Austin,
More informationModel-Based MPC Enables Curvilinear ILT using Either VSB or Multi-Beam Mask Writers
Model-Based MPC Enables Curvilinear ILT using Either VSB or Multi-Beam Mask Writers Leo (Linyong) Pang, Yutesu Takatsukasa, Daisuke Hara, Michael Pomerantsev, Bo Su, Aki Fujimura D2S Patented Technology
More information726 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 34, NO. 5, MAY 2015
726 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 34, NO. 5, MAY 2015 Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography
More information12. Use of Test Generation Algorithms and Emulation
12. Use of Test Generation Algorithms and Emulation 1 12. Use of Test Generation Algorithms and Emulation Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin
More informationFundamentals of Integer Programming
Fundamentals of Integer Programming Di Yuan Department of Information Technology, Uppsala University January 2018 Outline Definition of integer programming Formulating some classical problems with integer
More informationCOT 6936: Topics in Algorithms! Giri Narasimhan. ECS 254A / EC 2443; Phone: x3748
COT 6936: Topics in Algorithms! Giri Narasimhan ECS 254A / EC 2443; Phone: x3748 giri@cs.fiu.edu http://www.cs.fiu.edu/~giri/teach/cot6936_s12.html https://moodle.cis.fiu.edu/v2.1/course/view.php?id=174
More informationChapter 16. Greedy Algorithms
Chapter 16. Greedy Algorithms Algorithms for optimization problems (minimization or maximization problems) typically go through a sequence of steps, with a set of choices at each step. A greedy algorithm
More informationPrinciples of AI Planning. Principles of AI Planning. 7.1 How to obtain a heuristic. 7.2 Relaxed planning tasks. 7.1 How to obtain a heuristic
Principles of AI Planning June 8th, 2010 7. Planning as search: relaxed planning tasks Principles of AI Planning 7. Planning as search: relaxed planning tasks Malte Helmert and Bernhard Nebel 7.1 How to
More information2. TOPOLOGICAL PATTERN ANALYSIS
Methodology for analyzing and quantifying design style changes and complexity using topological patterns Jason P. Cain a, Ya-Chieh Lai b, Frank Gennari b, Jason Sweis b a Advanced Micro Devices, 7171 Southwest
More informationCenter for Networked Computing
Concept of Mobile Cloud Computing (MCC): - Offload the computation complexity task from mobile devices to the cloud - Combination of cloud computing, mobile computing, and wireless networks to bring rich
More informationBridging the Gap from Mask to Physical Design for Multiple Patterning Lithography
Invited Paper Bridging the Gap from Mask to Physical Design for Multiple Patterning Lithography Bei Yu, Jhih-Rong Gao, Xiaoqing Xu, and David Z. Pan ECE Dept. University of Texas at Austin, Austin, TX
More informationColumn Generation and its applications
Column Generation and its applications Murat Firat, dept. IE&IS, TU/e BPI Cluster meeting Outline Some real-life decision problems Standard formulations Basics of Column Generation Master formulations
More informationElectromigration-aware Redundant Via Insertion
ASP-DAC 15 Electromigration-aware Redundant Via Insertion Jan. 21 st, 2015 Jiwoo Pak, Bei Yu, David Z. Pan The University of Texas at Austin Outline 1. Introduction 2. EM modeling for redundant vias 3.
More informationCongestion-Aware Power Grid. and CMOS Decoupling Capacitors. Pingqiang Zhou Karthikk Sridharan Sachin S. Sapatnekar
Congestion-Aware Power Grid Optimization for 3D circuits Using MIM and CMOS Decoupling Capacitors Pingqiang Zhou Karthikk Sridharan Sachin S. Sapatnekar University of Minnesota 1 Outline Motivation A new
More informationA Novel Methodology for Triple/Multiple-Patterning Layout Decomposition
A Novel Methodology for Triple/Multiple-Patterning Layout Decomposition Rani S. Ghaida 1, Kanak B. Agarwal 2, Lars W. Liebmann 3, Sani R. Nassif 2, Puneet Gupta 1 1 UCLA, Electrical Engineering Dept. 2
More informationEfficient Multilayer Routing Based on Obstacle-Avoiding Preferred Direction Steiner Tree
Efficient Multilayer Routing Based on Obstacle-Avoiding Preferred Direction Steiner Tree Ching-Hung Liu, Yao-Hsin Chou, Shin-Yi Yuan, and Sy-Yen Kuo National Taiwan University 1 Outline 2 Outline 3 The
More informationToward the joint design of electronic and optical layer protection
Toward the joint design of electronic and optical layer protection Massachusetts Institute of Technology Slide 1 Slide 2 CHALLENGES: - SEAMLESS CONNECTIVITY - MULTI-MEDIA (FIBER,SATCOM,WIRELESS) - HETEROGENEOUS
More informationA List Heuristic for Vertex Cover
A List Heuristic for Vertex Cover Happy Birthday Vasek! David Avis McGill University Tomokazu Imamura Kyoto University Operations Research Letters (to appear) Online: http://cgm.cs.mcgill.ca/ avis revised:
More informationLast time: Problem-Solving
Last time: Problem-Solving Problem solving: Goal formulation Problem formulation (states, operators) Search for solution Problem formulation: Initial state??? 1 Last time: Problem-Solving Problem types:
More informationApproximation Algorithms
Approximation Algorithms Given an NP-hard problem, what should be done? Theory says you're unlikely to find a poly-time algorithm. Must sacrifice one of three desired features. Solve problem to optimality.
More informationDpRouter: A Fast and Accurate Dynamic- Pattern-Based Global Routing Algorithm
DpRouter: A Fast and Accurate Dynamic- Pattern-Based Global Routing Algorithm Zhen Cao 1,Tong Jing 1, 2, Jinjun Xiong 2, Yu Hu 2, Lei He 2, Xianlong Hong 1 1 Tsinghua University 2 University of California,
More informationIN CURRENT very large scale integration manufacturing
1532 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 36, NO. 9, SEPTEMBER 2017 High Performance Dummy Fill Insertion With Coupling and Uniformity Constraints Yibo Lin,
More informationApproximation Algorithms
Approximation Algorithms Prof. Tapio Elomaa tapio.elomaa@tut.fi Course Basics A new 4 credit unit course Part of Theoretical Computer Science courses at the Department of Mathematics There will be 4 hours
More informationDual-Based Approximation Algorithms for Cut-Based Network Connectivity Problems
Dual-Based Approximation Algorithms for Cut-Based Network Connectivity Problems Benjamin Grimmer bdg79@cornell.edu arxiv:1508.05567v2 [cs.ds] 20 Jul 2017 Abstract We consider a variety of NP-Complete network
More informationAPPROXIMATION ALGORITHMS FOR A GRAPH-CUT PROBLEM WITH APPLICATIONS TO A CLUSTERING PROBLEM IN BIOINFORMATICS
APPROXIMATION ALGORITHMS FOR A GRAPH-CUT PROBLEM WITH APPLICATIONS TO A CLUSTERING PROBLEM IN BIOINFORMATICS SALIMUR RASHID CHOUDHURY Bachelor of Science, Islamic University of Technology, 2004 A Thesis
More informationAS VLSI technology scales to deep submicron and beyond, interconnect
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL., NO. 1 TILA-S: Timing-Driven Incremental Layer Assignment Avoiding Slew Violations Derong Liu, Bei Yu Member, IEEE, Salim
More informationHierarchical Traffic Grooming in WDM Networks
Hierarchical Traffic Grooming in WDM Networks George N. Rouskas Department of Computer Science North Carolina State University Joint work with: Rudra Dutta (NCSU), Bensong Chen (Google Labs), Huang Shu
More informationSystematic framework for evaluating standard cell middle-of-line robustness for multiple patterning lithography
Systematic framework for evaluating standard cell middle-of-line robustness for multiple patterning lithography Xiaoqing Xu Brian Cline Greg Yeric Bei Yu David Z. Pan J. Micro/Nanolith. MEMS MOEMS 15(2),
More informationCluster Analysis in Data Mining
Cluster Analysis in Data Mining Part II Andrew Kusiak 9 Seamans Center Iowa City, IA - 7 andrew-kusiak@uiowa.edu http://www.icaen.uiowa.edu/~ankusiak Tel. 9-9 Cluster Analysis Decomposition Aggregation
More informationThe Design of Approximation Algorithms
The Design of Approximation Algorithms David P. Williamson Cornell University David B. Shmoys Cornell University m Щ0 CAMBRIDGE UNIVERSITY PRESS Contents Preface page ix I An Introduction to the Techniques
More informationPushPull: Short Path Padding for Timing Error Resilient Circuits YU-MING YANG IRIS HUI-RU JIANG SUNG-TING HO. IRIS Lab National Chiao Tung University
PushPull: Short Path Padding for Timing Error Resilient Circuits YU-MING YANG IRIS HUI-RU JIANG SUNG-TING HO IRIS Lab National Chiao Tung University Outline Introduction Problem Formulation Algorithm -
More informationCAD Algorithms. Placement and Floorplanning
CAD Algorithms Placement Mohammad Tehranipoor ECE Department 4 November 2008 1 Placement and Floorplanning Layout maps the structural representation of circuit into a physical representation Physical representation:
More informationLesson 1 1 Introduction
Lesson 1 1 Introduction The Multithreaded DAG Model DAG = Directed Acyclic Graph : a collection of vertices and directed edges (lines with arrows). Each edge connects two vertices. The final result of
More informationIN current VLSI manufacturing process, chemical mechanical
High Performance Dummy Fill Insertion with Coupling and Uniformity Constraints Yibo Lin, Bei Yu Member, IEEE, and David Z. Pan Fellow, IEEE Abstract In deep-submicron VLSI manufacturing, dummy fills are
More informationSimulations of the quadrilateral-based localization
Simulations of the quadrilateral-based localization Cluster success rate v.s. node degree. Each plot represents a simulation run. 9/15/05 Jie Gao CSE590-fall05 1 Random deployment Poisson distribution
More informationApproximation Algorithms
Approximation Algorithms Prof. Tapio Elomaa tapio.elomaa@tut.fi Course Basics A 4 credit unit course Part of Theoretical Computer Science courses at the Laboratory of Mathematics There will be 4 hours
More informationClock Tree Resynthesis for Multi-corner Multi-mode Timing Closure
Clock Tree Resynthesis for Multi-corner Multi-mode Timing Closure Subhendu Roy 1, Pavlos M. Mattheakis 2, Laurent Masse-Navette 2 and David Z. Pan 1 1 ECE Department, The University of Texas at Austin
More informationInterconnect Delay and Area Estimation for Multiple-Pin Nets
Interconnect Delay and Area Estimation for Multiple-Pin Nets Jason Cong and David Z. Pan UCLA Computer Science Department Los Angeles, CA 90095 Sponsored by SRC and Avant!! under CA-MICRO Presentation
More informationConnectivity-aware Virtual Network Embedding
Connectivity-aware Virtual Network Embedding Nashid Shahriar, Reaz Ahmed, Shihabur R. Chowdhury, Md Mashrur Alam Khan, Raouf Boutaba Jeebak Mitra, Feng Zeng Outline Survivability in Virtual Network Embedding
More informationA Systematic Framework for Evaluating Standard Cell Middle-Of-Line (MOL) Robustness for Multiple Patterning
A Systematic Framework for Evaluating Standard Cell Middle-Of-Line (MOL) Robustness for Multiple Patterning Xiaoqing Xu a, Brian Cline b, Greg Yeric b, Bei Yu a and David Z. Pan a a ECE Dept. University
More informationA Framework for Systematic Evaluation and Exploration of Design Rules
A Framework for Systematic Evaluation and Exploration of Design Rules Rani S. Ghaida* and Prof. Puneet Gupta EE Dept., University of California, Los Angeles (rani@ee.ucla.edu), (puneet@ee.ucla.edu) Work
More informationStandard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line
Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line Wei Ye, Bei Yu, Yong-Chan Ban, Lars Liebmann, David Z. Pan ECE Department, University of Texas at Austin, Austin,
More informationHeuristic Search. Heuristic Search. Heuristic Search. CSE 3401: Intro to AI & LP Informed Search
CSE 3401: Intro to AI & LP Informed Search Heuristic Search. Required Readings: Chapter 3, Sections 5 and 6, and Chapter 4, Section 1. In uninformed search, we don t try to evaluate which of the nodes
More informationManufacturability of computation lithography mask: Current limit and requirements for sub-20nm node
Manufacturability of computation lithography mask: Current limit and requirements for sub-20nm node Jin Choi, In-Yong Kang, Ji Soong Park, In Kyun Shin, and Chan-Uk Jeon Samsung Electronics Co., Ltd, San
More informationPolynomial-Time Approximation Algorithms
6.854 Advanced Algorithms Lecture 20: 10/27/2006 Lecturer: David Karger Scribes: Matt Doherty, John Nham, Sergiy Sidenko, David Schultz Polynomial-Time Approximation Algorithms NP-hard problems are a vast
More informationDetailed Routing for Spacer-Is-Metal Type Self-Aligned Double/Quadruple Patterning Lithography
Detailed Routing for Spacer-Is-Metal Type Self-Aligned Double/Quadruple Patterning Lithography Yixiao Ding Department of Electrical and Computer Engineering Iowa State University Ames, IA 50010, USA yxding@iastate.edu
More informationOn Modularity Clustering. Group III (Ying Xuan, Swati Gambhir & Ravi Tiwari)
On Modularity Clustering Presented by: Presented by: Group III (Ying Xuan, Swati Gambhir & Ravi Tiwari) Modularity A quality index for clustering a graph G=(V,E) G=(VE) q( C): EC ( ) EC ( ) + ECC (, ')
More informationInteraction and Balance of Mask Write Time and Design RET Strategies
Interaction and Balance of Mask Write Time and Design RET Strategies Yuan Zhang a, Rick Gray b, O. Sam Nakagawa c, Puneet Gupta c, Henry Kamberian d, Guangming Xiao e, Rand Cottle e, Chris Progler a Photronics
More informationPARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning
PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning XIAOQING XU, The University of Texas at Austin BEI YU, The Chinese University of Hong Kong JHIH-RONG GAO, CHE-LUN HSU, and
More informationAlgorithm Design and Analysis
Algorithm Design and Analysis LECTURE 29 Approximation Algorithms Load Balancing Weighted Vertex Cover Reminder: Fill out SRTEs online Don t forget to click submit Sofya Raskhodnikova 12/7/2016 Approximation
More informationAdvanced Route Planning and Related Topics Freiburg Update
Advanced Route Planning and Related Topics Freiburg Update G. V. Batz, M. Kobitzsch, D. Luxen, P. Sanders, D. Schieferdecker - 0 KIT G. University V. Batz, of the M. StateKobitzsch, of Baden-Wuerttemberg
More informationMa/CS 6a Class 27: Shortest Paths
// Ma/CS a Class 7: Shortest Paths By Adam Sheffer Naïve Path Planning Problem. We are given a map with cities and noncrossing roads between pairs of cities. Describe an algorithm for finding a path between
More informationMulti-resource Energy-efficient Routing in Cloud Data Centers with Network-as-a-Service
in Cloud Data Centers with Network-as-a-Service Lin Wang*, Antonio Fernández Antaº, Fa Zhang*, Jie Wu+, Zhiyong Liu* *Institute of Computing Technology, CAS, China ºIMDEA Networks Institute, Spain + Temple
More informationMVE165/MMG630, Applied Optimization Lecture 8 Integer linear programming algorithms. Ann-Brith Strömberg
MVE165/MMG630, Integer linear programming algorithms Ann-Brith Strömberg 2009 04 15 Methods for ILP: Overview (Ch. 14.1) Enumeration Implicit enumeration: Branch and bound Relaxations Decomposition methods:
More informationFast Point-Feature Label Placement Algorithm for Real Time Screen Maps
Fast Point-Feature Label Placement Algorithm for Real Time Screen Maps Missae Yamamoto, Gilberto Camara, Luiz Antonio Nogueira Lorena National Institute of Space Research - INPE, São José dos Campos, SP,
More information5.3 Cutting plane methods and Gomory fractional cuts
5.3 Cutting plane methods and Gomory fractional cuts (ILP) min c T x s.t. Ax b x 0integer feasible region X Assumption: a ij, c j and b i integer. Observation: The feasible region of an ILP can be described
More informationChannel & Switchbox Routing
Channel & Switchbox Routing channel routing Detailed routing switchbox routing Routing Models Grid-based model: A grid is super-imposed on the routing region. Wires follow paths along the grid lines. Gridless
More information11. APPROXIMATION ALGORITHMS
11. APPROXIMATION ALGORITHMS load balancing center selection pricing method: vertex cover LP rounding: vertex cover generalized load balancing knapsack problem Lecture slides by Kevin Wayne Copyright 2005
More informationLECTURE NOTES Non-Linear Programming
CEE 6110 David Rosenberg p. 1 Learning Objectives LECTURE NOTES Non-Linear Programming 1. Write out the non-linear model formulation 2. Describe the difficulties of solving a non-linear programming model
More informationA COMPARISON OF MESHES WITH STATIC BUSES AND HALF-DUPLEX WRAP-AROUNDS. and. and
Parallel Processing Letters c World Scientific Publishing Company A COMPARISON OF MESHES WITH STATIC BUSES AND HALF-DUPLEX WRAP-AROUNDS DANNY KRIZANC Department of Computer Science, University of Rochester
More informationCS 580: Algorithm Design and Analysis. Jeremiah Blocki Purdue University Spring 2018
CS 580: Algorithm Design and Analysis Jeremiah Blocki Purdue University Spring 2018 Chapter 11 Approximation Algorithms Slides by Kevin Wayne. Copyright @ 2005 Pearson-Addison Wesley. All rights reserved.
More informationQoE Aware and Cell Capacity Enhanced Computation Offloading for Multi-Server Mobile Edge Computing Systems with Energy Harvesting Devices
QoE Aware and Cell Capacity Enhanced Computation Offloading for Multi-Server Mobile Edge Computing Systems with Energy Harvesting Devices Hai-Liang Zhao hliangzhao97@gmail.com Wuhan University of Technology
More informationOn the Rectangle Escape Problem
On the Rectangle Escape Problem A. Ahmadinejad S. Assadi E. Emamjomeh-Zadeh S. Yazdanbod H. Zarrabi-Zadeh Abstract Motivated by the bus escape routing problem in printed circuit boards, we study the following
More informationTopology Control in 3-Dimensional Networks & Algorithms for Multi-Channel Aggregated Co
Topology Control in 3-Dimensional Networks & Algorithms for Multi-Channel Aggregated Convergecast Amitabha Ghosh Yi Wang Ozlem D. Incel V.S. Anil Kumar Bhaskar Krishnamachari Dept. of Electrical Engineering,
More informationApproximation Algorithms for NP-Hard Clustering Problems
Approximation Algorithms for NP-Hard Clustering Problems Ramgopal R. Mettu Dissertation Advisor: Greg Plaxton Department of Computer Science University of Texas at Austin What Is Clustering? The goal of
More informationEMERGENCE OF SIMPLE-CELL RECEPTIVE PROPERTIES BY LEARNING A SPARSE CODE FOR NATURAL IMAGES
EMERGENCE OF SIMPLE-CELL RECEPTIVE PROPERTIES BY LEARNING A SPARSE CODE FOR NATURAL IMAGES Bruno A. Olshausen & David J. Field Presenter: Ozgur Yigit Balkan Outline Linear data representations Sparse Vector
More informationOn the Rectangle Escape Problem
CCCG 2013, Waterloo, Ontario, August 8 10, 2013 On the Rectangle Escape Problem Sepehr Assadi Ehsan Emamjomeh-Zadeh Sadra Yazdanbod Hamid Zarrabi-Zadeh Abstract Motivated by a PCB routing application,
More informationCQNCR: Optimal VM Migration Planning in Cloud Data Centers
CQNCR: Optimal VM Migration Planning in Cloud Data Centers Presented By Md. Faizul Bari PhD Candidate David R. Cheriton School of Computer science University of Waterloo Joint work with Mohamed Faten Zhani,
More informationA Local Optimal Method on DSA Guiding Template Assignment with Redundant/Dummy Via Insertion
A Loca Optima Method on DSA Guiding Tempate Assignment with Redundant/Dummy Via Insertion Xingquan Li 1, Bei Yu 2, Jiani Chen 1, Wenxing Zhu 1, 24th Asia and South Pacific Design T h e p i c Automation
More informationSolutions for Operations Research Final Exam
Solutions for Operations Research Final Exam. (a) The buffer stock is B = i a i = a + a + a + a + a + a 6 + a 7 = + + + + + + =. And the transportation tableau corresponding to the transshipment problem
More informationDesign and Analysis of Algorithms
Design and Analysis of Algorithms CSE 5311 Lecture 16 Greedy algorithms Junzhou Huang, Ph.D. Department of Computer Science and Engineering CSE5311 Design and Analysis of Algorithms 1 Overview A greedy
More informationInteger Programming ISE 418. Lecture 1. Dr. Ted Ralphs
Integer Programming ISE 418 Lecture 1 Dr. Ted Ralphs ISE 418 Lecture 1 1 Reading for This Lecture N&W Sections I.1.1-I.1.4 Wolsey Chapter 1 CCZ Chapter 2 ISE 418 Lecture 1 2 Mathematical Optimization Problems
More informationHardware-Software Codesign
Hardware-Software Codesign 4. System Partitioning Lothar Thiele 4-1 System Design specification system synthesis estimation SW-compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationECE 5775 High-Level Digital Design Automation Fall Fixed-Point Types Analysis of Algorithms
ECE 5775 High-Level Digital Design Automation Fall 2018 Fixed-Point Types Analysis of Algorithms Announcements Lab 1 on CORDIC is released Due Monday 9/10 @11:59am Part-time PhD TA: Hanchen Jin (hj424)
More informationLecture outline. Graph coloring Examples Applications Algorithms
Lecture outline Graph coloring Examples Applications Algorithms Graph coloring Adjacent nodes must have different colors. How many colors do we need? Graph coloring Neighbors must have different colors
More informationJerome Blair, Great Basin Eric Machorro, NSTec Institute for Adv. Technology PDV Workshop Austin, Texas November 5-6, 2009
DOE/NV/25946--825 Least-Squares PDV Error Estimation Jerome Blair, Great Basin Eric Machorro, NSTec Institute for Adv. Technology PDV Workshop Austin, Texas November 5-6, 2009 This work was done by National
More informationInformed Search and Exploration
Informed Search and Exploration Chapter 4 (4.1-4.3) CS 2710 1 Introduction Ch.3 searches good building blocks for learning about search But vastly inefficient eg: Can we do better? Breadth Depth Uniform
More informationA Framework for Double Patterning-Enabled Design
A Framework for Double Patterning-Enabled Design Rani S. Ghaida, Kanak B. Agarwal, Sani R. Nassif, Xin Yuan, Lars W. Liebmann, Puneet Gupta UCLA, Electrical Engineering Dept. IBM Corp., Austin Research
More information6. Algorithm Design Techniques
6. Algorithm Design Techniques 6. Algorithm Design Techniques 6.1 Greedy algorithms 6.2 Divide and conquer 6.3 Dynamic Programming 6.4 Randomized Algorithms 6.5 Backtracking Algorithms Malek Mouhoub, CS340
More informationR-Storm: A Resource-Aware Scheduler for STORM. Mohammad Hosseini Boyang Peng Zhihao Hong Reza Farivar Roy Campbell
R-Storm: A Resource-Aware Scheduler for STORM Mohammad Hosseini Boyang Peng Zhihao Hong Reza Farivar Roy Campbell Introduction STORM is an open source distributed real-time data stream processing system
More informationGeneric Topology Mapping Strategies for Large-scale Parallel Architectures
Generic Topology Mapping Strategies for Large-scale Parallel Architectures Torsten Hoefler and Marc Snir Scientific talk at ICS 11, Tucson, AZ, USA, June 1 st 2011, Hierarchical Sparse Networks are Ubiquitous
More informationLow k 1 Logic Design using Gridded Design Rules
SPIE Advanced Lithography Conference 2008 6925-68 Tela Innovations, ASML 1 Low k 1 Logic Design using Gridded Design Rules Michael C. Smayling a, Hua-yu Liu b, Lynn Cai b a Tela Innovations, Inc., 655
More information