Design Space Exploration Using Parameterized Cores
|
|
- Jesse Townsend
- 5 years ago
- Views:
Transcription
1 RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1
2 OUTLINE Introduction Designing Systems Using IP Cores Design Space Exploration (DSE) Genetic-based DSE Case Study Results 2
3 Introduction 3
4 Embedded Systems An embedded system: A device that utilizes computational hardware and applicationspecific software to carry out a specific task. Often hidden from the user of the device (i.e. embedded within a larger system) 4
5 Major Components of an Embedded System Digital Hardware: Embedded System Microprocessor or µc Application-specific hardware generally used for accelerating time-critical tasks Embedded software running on the µp or µc Embedded CPU Software running on CPU Applicationspecific hardware Memory & I/O 5
6 The Challenges of Designing Embedded Systems Improvements in IC process tech. enable more complex and intricate designs to be realized Therefore, designing from scratch is too expensive and timeconsuming for many people Traditional or codesign methodology Hardware Design Hardware Synthesis Placement & Routing System Specification Hardware/Software Partitioning HW/SW Interface Design Integration & Testing Final Embedded System Software Development Compiler Assembler/ Linker 6
7 Designing Systems Using IP Cores 7
8 Core-based Design It makes sense for many designers to use and re-use pre-designed and pretested hardware and software components These are generally known as Intellectual Property (IP) Cores Reduce design time at the expense of some flexibility and area/performance penalty 8
9 Three Classes of (Hardware) IP Cores Soft cores: components described in a hardware description language (HDL) Firm cores: gate-level netlist that is ready for technology mapping, placement and routing, etc. Hard cores: pre-placed and pre-routed circuits Increasing Abstraction & Flexibility RT Level HDL Synthesis Logic Level Tech. mapping, placement & routing, etc. Circuit Level Soft Core HDL description Firm Core Logic primitives (gates, FF s, etc.) Hard Core Circuit Layout 9
10 Soft IP Cores Hardware components described in a hardware description language (HDL) such as VHDL, Verilog, etc. Some advantages of soft cores: Higher level of abstraction easier to understand More flexible designers can change the core by editing source code or selecting parameters (more on that later) Platform independent can be synthesized for any IC technology, incl. FPGAs, ASICs, etc. More immune to obsolescence 10
11 Popular Examples of Soft IP Cores Altera Corp. Nios and Nios II processors Customizable embedded RISC microprocessors targeting certain Altera FPGAs Xilinx Inc. MicroBlaze Flexible 32-bit microprocessor for Xilinx FPGA families Tensilica Xtensa Open-source cores: LEON2 and LEON3 by Gaisler Research 11
12 Parameterized Cores In order to increase core flexibility, many IP cores (esp. soft cores) are parameterized Certain aspects of the hardware s architecture can be changed so that the core can be tailored to suit a specific application more closely E.g. Bit-widths, functional unit implementation, etc. Parameters are essentially variables with a finite set of possible values Assigning values to all parameters of a core produces one configuration 12
13 Classification of Core Parameters Static or dynamic parameters: Static Must be set prior to chip fabrication (e.g. HDL generic statements) Dynamic Can be set after chip fabrication provided the chip has proper facilities built-in Extreme example: FPGAs Two or more parameters can share interdependencies with each other: Hard interdependency: requires simultaneous parameter selection for a valid configuration Soft interdependency: value selection should be done simultaneously in order to create an optimal configuration 13
14 Classification of Core Parameters (Cont d) Classification by Function: Parameters affecting: 1. The bit-width of parts of the core Datapath width, width of address bus, etc. 2. How many sub-components are instantiated E.g. # of registers in register file 3. The type or implementation of components being instantiated E.g. Multiplier implementation 4. How components are connected together 5. Some combination of 1, 2, 3 and 4 14
15 Design Space Exploration (DSE) 15
16 What is the Design Space? Design space the set of all possible HW and SW configurations that will achieve the system s required functionality Configurations are evaluated in terms of how well they meet objectives Design space often contains a large number of possibilities that are suboptimal Therefore the design space should be explored to determine the best configuration for the job The Design Space can be pictured As an n-dimensional space, where n is the number of objectives. For example, a 2-objective space: Objective 2 Design Space Objective 1 16
17 DSE and Multi-objective Optimization DSE is essentially a multi-objective optimization problem The designer must balance a set of competing objectives i.e. min. chip area & power while max. performance Often, there is not one single optimal configuration, but rather a set called the Pareto-optimal set Objective 1 Objective 3 Objective 2 17
18 Pareto-Optimality When optimizing several objectives at once, a configuration is Pareto-optimal if you cannot improve on one objective without sacrificing another Example from geometry: optimize the area of three nonoverlapping circles, A, B and C, within the area of the triangle B A C Pareto-optimal B A C Pareto-optimal Vilfredo Pareto A B C NOT Pareto-optimal (Area of C can be increased without reducing A or B) 18
19 Pareto-Optimality (Cont d) If you do not know the relative priority of each objective, then you are left with a set of nondominated solutions No one solution is better than another, unless one knows which objectives have priority (e.g. it may be most important that circle A be larger) Paretooptimal front The Pareto-optimal set lies on the lower boundary of the design space known as the Pareto-optimal front. Objective 2 Design Space Objective 1 19
20 DSE Using Parameterized Cores Many parameterized cores have multiple parameters and each parameter can have numerous possible values This can lead to potentially thousands, millions (or more) of different possible configurations Each parameter can affect the area, performance and power consumption of the core Many configurations are sub-optimal The goal of DSE is to determine the set of combinations of parameter values that constitute the Pareto-optimal set of configurations The best configuration for an application can be chosen from that set 20
21 Automated Approaches to DSE Obviously, exhaustively searching the design space is tedious and a big waste of time when the number of parameters is large Therefore, a lot of research has focused on automating the process One of the most widely known and applied approaches involves using some form of a genetic or evolutionary-based algorithm 21
22 Genetic and Evolutionary Algorithms A class of optimization algorithms that have been applied to a wide array of problems Many variations, but they all have one thing in common: they take their inspiration from the field of biological sciences They attempt to emulate the biological process of natural selection They have found to be good at solving multiobjective optimization problems 22
23 Genetic-based DSE Case Study 23
24 Objectives of Case Study Preliminary study with the following objective: To investigate the feasibility of applying a genetic algorithm-based approach to a parameterized soft IP core with a sizeable design space in order to approximate its Pareto-optimal set of configurations Altera Nios soft-core processor was chosen as the testcase Ultimately this technique will be applied to other parameterized components in order to assist designers in deriving application-specific processing cores Nios is just a convenient test case 24
25 A Bit About the Altera Nios Processor Popular embedded RISC processor targeting Altera FPGAs Flexible; with the parameters shown at right With just the processor, there are a total of 15,696 possible configurations Parameter Datapath width Instruction decoder Register file size WVALID register Instruction cache size Data cache size Integer multiplication Pipeline optimization Support RLC/RRC Support interrupts/traps Support OCI Module Possible Vals. 16 or 32 bit LE s or ROM 128, 256 or 512 Read-only or writable Off, 1, 2, 4, 8 or 16 kb Off, 1, 2, 4, 8 or 16 kb Software, MSTEP, MUL More stalls, Fewer stalls Yes or No Yes or No Yes or No 25
26 The SEAMO Algorithm The Simple Evolutionary Algorithm for Multiobjective Optimization (SEAMO) by C. Valenzuela (2002) was chosen as the exploration algorithm It is population-based it maintains a set or population of configurations rather than just a single solution As the algorithm progresses, it gradually evolves the population until it converges towards the Pareto-optimal set 26
27 How it works Parameters of the core are represented as genes discrete variables (p i ) with a finite set of possible values Configurations are represented as strings of n genes called chromosomes p 1 p 2 p 3 p n Gene Chromosome 27
28 How it works (Cont d) The population is made up of a set of N chromosomes 1 Population p 1 p 2 p n Objectives o 1 o 2 Each chromosome has an objective vector which stores the values of each objective separately 2 3 p 1 p 2 p n p 1 p 2 p n o 1 o 2 o 1 o 2 There can be any number of objectives N p 1 p 2 p n o 1 o 2 28
29 The Algorithm - Initialization Population Objectives Create an initial population of N individuals randomly Evaluate the objective vectors for each chromosome Record the best-sofar values for each objective N p 1 p 2 p n p 1 p 2 p n p 1 p 2 p n p 1 p 2 p n o 1 o 2 o 1 o 2 o 1 o 2 o 1 o 2 Best-so-far: o 1 o 2 29
30 The Algorithm Offspring Creation For each chromosome in the population: Pair with another, randomly selected individual Apply the crossover operator to produce an offspring Mutate the offspring Parent 1 Random cut-point Parent 2 Offspring Offspring Crossover p 1 p 2 p n + p 1 p 2 p n p 1 p 2 p n Mutation p 1 p 2 p n Gene selected at random and Changed to another possible value 30
31 The Algorithm Replacement Strategy Parent chromosomes are replaced by their offspring based on three rules: 1. Parents are replaced only by their own offspring 2. Offspring only replace parents if they are superior ( elitist strategy ) 3. Duplicates in the population are deleted The newly formed offspring is evaluated based on its objectives One of the two parents is replaced by the offspring if the offspring: Improves on one of the best-so-far values Dominates a parent (i.e. is superior in all objectives) If the offspring already exists in the population, then it is deleted 31
32 The Algorithm Iteration After all individuals in the population have had a chance to produce offspring, one generation of the algorithm has passed The algorithm will pass through several generations before the population converges The population size, N, and the number of generations, G, constitute the parameters of the algorithm Also the number of genes in the chromosome, and the number of objectives can be changed to fit different problems 32
33 Evaluation of Configurations Each individual in the population needs to evaluated in terms of its objectives In this case study, objectives are to: Minimize equivalent LE usage on Stratix FPGA Minimize critical path delay 47 different Nios configurations were synthesized; area and delay data were collected from Quartus II reports Using these data, area and delay estimation equations were established using n- dimensional regression techniques 33
34 Results (To be presented at CCECE06) 34
35 Implementation of the Algorithm Testing of objective functions for 20 random test cases: Area estimation: within 7.22% of actual values (on average) Delay estimation: within 7.58% of actual values (on average) Estimation equations were integrated into a C++ implementation of the SEAMO algorithm The algorithm was run for various population sizes to determine suitable values 35
36 Algorithm Convergence Characteristics Average LE Usage Vs. Generation 4000 Average Equivalent LE's Population = 10 Population = 15 Population = 20 Population = 25 Population = 30 Population = 35 Population = 40 Population = 45 Population = Generation Average Delay Vs. Generation 22 Average Delay (ns) Population = 10 Population = 15 Population = 20 Population = 25 Population = 30 Population = 35 Population = 40 Population = 45 Population = Generation 36
37 Results Area Versus Critical Path Delay for Initial and Evolved Population Area (Equivalent LE's) Critical Path Delay (ns) Initial Population After 20 Generations 37
38 Conclusions and Future Work The purpose of this study was to investigate the feasibility of using a genetic algorithm to design embedded systems It is still a work in progress Genetic algorithms may be useful in assisting designers to make good decisions when deriving application-specific components from parameterized cores Current work involves the development of a tool that will utilize a genetic approach to semiautomatically generate application-specific soft processors from parameterized components 38
39 References [1] Altera Corporation, Nios 3.0 CPU datasheet", October 2004, Version 2.2 [2] Altera Corporation Website, February 2006 [3] Altera Corporation, Nios embedded processor 16-bit programmer's reference manual", January 2004, Version 3.1 [4] Altera Corporation, Nios embedded processor 32-bit programmer's reference manual", January 2003, Version 3.1 [5] Altera Corporation, Avalon bus specification reference manual", July 2003, Version
40 References (Cont d) [6] C. L. Valenzuela, A simple evolutionary algorithm for multi-objective optimization (SEAMO)," Proceedings of the 2002 Congress on Evolutionary Computation, 2002, CEC '02, vol. 1, May 2002, pp [7] P. K. Jha and N. D. Dutt, Rapid estimation for parameterized components in high-level synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, issue 3, Sept. 1993, pp [8] P. Yiannacouras, The microarchitecture of FPGA-based soft processors," Master's Thesis, University oftoronto, 2005, pp
Digital Systems Design. System on a Programmable Chip
Digital Systems Design Introduction to System on a Programmable Chip Dr. D. J. Jackson Lecture 11-1 System on a Programmable Chip Generally involves utilization of a large FPGA Large number of logic elements
More informationDesign Methodologies and Tools. Full-Custom Design
Design Methodologies and Tools Design styles Full-custom design Standard-cell design Programmable logic Gate arrays and field-programmable gate arrays (FPGAs) Sea of gates System-on-a-chip (embedded cores)
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationFPGA-Based Rapid Prototyping of Digital Signal Processing Systems
FPGA-Based Rapid Prototyping of Digital Signal Processing Systems Kevin Banovic, Mohammed A. S. Khalid, and Esam Abdel-Raheem Presented By Kevin Banovic July 29, 2005 To be presented at the 48 th Midwest
More informationDigital Design Methodology (Revisited) Design Methodology: Big Picture
Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology
More informationDigital Design Methodology
Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification
More informationDesign Issues in Hardware/Software Co-Design
Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,
More informationModeling Arbitrator Delay-Area Dependencies in Customizable Instruction Set Processors
Modeling Arbitrator Delay-Area Dependencies in Customizable Instruction Set Processors Siew-Kei Lam Centre for High Performance Embedded Systems, Nanyang Technological University, Singapore (assklam@ntu.edu.sg)
More informationECE332, Week 2, Lecture 3. September 5, 2007
ECE332, Week 2, Lecture 3 September 5, 2007 1 Topics Introduction to embedded system Design metrics Definitions of general-purpose, single-purpose, and application-specific processors Introduction to Nios
More informationECE332, Week 2, Lecture 3
ECE332, Week 2, Lecture 3 September 5, 2007 1 Topics Introduction to embedded system Design metrics Definitions of general-purpose, single-purpose, and application-specific processors Introduction to Nios
More informationA Method To Derive Application-Specific Embedded Processing Cores Olivier Hébert 1, Ivan C. Kraljic 2, Yvon Savaria 1,2 1
A Method To Derive Application-Specific Embedded Processing Cores Olivier Hébert 1, Ivan C. Kraljic 2, Yvon Savaria 1,2 1 Electrical and Computer Engineering Dept. École Polytechnique de Montréal, Montréal,
More informationIMPLEMENTATION OF TIME EFFICIENT SYSTEM FOR MEDIAN FILTER USING NIOS II PROCESSOR
IMPLEMENTATION OF TIME EFFICIENT SYSTEM FOR MEDIAN FILTER USING NIOS II PROCESSOR Tanushree Selokar 1 and Narendra G. Bawane 2 1, 2 Department of Electronics Engineering, R.T.M.N. University, Nagpur, India
More informationEmbedded Computing Platform. Architecture and Instruction Set
Embedded Computing Platform Microprocessor: Architecture and Instruction Set Ingo Sander ingo@kth.se Microprocessor A central part of the embedded platform A platform is the basic hardware and software
More informationLecture #1: Introduction
Lecture #1: Introduction Kunle Olukotun Stanford EE183 January 8, 20023 What is EE183? EE183 is continuation of EE121 Digital Logic Design is a a minute to learn, a lifetime to master Programmable logic
More informationBuilding A Custom System-On-A-Chip
Building A Custom System-On-A-Chip Only a few years ago, we could only dream about building our very own custom microprocessor system on a chip. The manufacturing cost for producing a custom chip is just
More informationCHAPTER 3 METHODOLOGY. 3.1 Analysis of the Conventional High Speed 8-bits x 8-bits Wallace Tree Multiplier
CHAPTER 3 METHODOLOGY 3.1 Analysis of the Conventional High Speed 8-bits x 8-bits Wallace Tree Multiplier The design analysis starts with the analysis of the elementary algorithm for multiplication by
More informationComputer Systems Colloquium (EE380) Wednesday, 4:15-5:30PM 5:30PM in Gates B01
Adapting Systems by Evolving Hardware Computer Systems Colloquium (EE380) Wednesday, 4:15-5:30PM 5:30PM in Gates B01 Jim Torresen Group Department of Informatics University of Oslo, Norway E-mail: jimtoer@ifi.uio.no
More informationECE 448 Lecture 15. Overview of Embedded SoC Systems
ECE 448 Lecture 15 Overview of Embedded SoC Systems ECE 448 FPGA and ASIC Design with VHDL George Mason University Required Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 8, Overview of Embedded
More informationPilot: A Platform-based HW/SW Synthesis System
Pilot: A Platform-based HW/SW Synthesis System SOC Group, VLSI CAD Lab, UCLA Led by Jason Cong Zhong Chen, Yiping Fan, Xun Yang, Zhiru Zhang ICSOC Workshop, Beijing August 20, 2002 Outline Overview The
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationEvolutionary Algorithm for Embedded System Topology Optimization. Supervisor: Prof. Dr. Martin Radetzki Author: Haowei Wang
Evolutionary Algorithm for Embedded System Topology Optimization Supervisor: Prof. Dr. Martin Radetzki Author: Haowei Wang Agenda Introduction to the problem Principle of evolutionary algorithm Model specification
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationEMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES
EMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES Pong P. Chu Cleveland State University A JOHN WILEY & SONS, INC., PUBLICATION PREFACE An SoC (system on a chip) integrates a processor, memory
More informationMulti-objective Optimization
Some introductory figures from : Deb Kalyanmoy, Multi-Objective Optimization using Evolutionary Algorithms, Wiley 2001 Multi-objective Optimization Implementation of Constrained GA Based on NSGA-II Optimization
More informationFPGAs: FAST TRACK TO DSP
FPGAs: FAST TRACK TO DSP Revised February 2009 ABSRACT: Given the prevalence of digital signal processing in a variety of industry segments, several implementation solutions are available depending on
More informationNISC Application and Advantages
NISC Application and Advantages Daniel D. Gajski Mehrdad Reshadi Center for Embedded Computer Systems University of California, Irvine Irvine, CA 92697-3425, USA {gajski, reshadi}@cecs.uci.edu CECS Technical
More informationMulti Cycle Implementation Scheme for 8 bit Microprocessor by VHDL
Multi Cycle Implementation Scheme for 8 bit Microprocessor by VHDL Sharmin Abdullah, Nusrat Sharmin, Nafisha Alam Department of Electrical & Electronic Engineering Ahsanullah University of Science & Technology
More informationCAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA
CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA Pavel Plotnikov Vladimir State University, Russia, Gorky str., 87, 600000, plotnikov_pv@inbox.ru In given article analyze of DF design flows,
More informationChapter 1 Overview of Digital Systems Design
Chapter 1 Overview of Digital Systems Design SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 8, 2017 Why Digital Design? Many times, microcontrollers
More informationSystem Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)
Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07
More informationNew development within the FPGA area with focus on soft processors
New development within the FPGA area with focus on soft processors Jonathan Blom The University of Mälardalen Langenbergsgatan 6 d SE- 722 17 Västerås +46 707 32 52 78 jbm05005@student.mdh.se Peter Nilsson
More informationThe SOCks Design Platform. Johannes Grad
The SOCks Design Platform Johannes Grad System-on-Chip (SoC) Design Combines all elements of a computer onto a single chip Microprocessor Memory Address- and Databus Periphery Application specific logic
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture 9 Jaeyong Chung Robust Systems Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 FPGA vs. ASIC FPGA (A programmable Logic Device) Faster time-to-market
More informationVerilog for High Performance
Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes
More informationA Configurable Multi-Ported Register File Architecture for Soft Processor Cores
A Configurable Multi-Ported Register File Architecture for Soft Processor Cores Mazen A. R. Saghir and Rawan Naous Department of Electrical and Computer Engineering American University of Beirut P.O. Box
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationDIGITAL DESIGN TECHNOLOGY & TECHNIQUES
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES CAD for ASIC Design 1 INTEGRATED CIRCUITS (IC) An integrated circuit (IC) consists complex electronic circuitries and their interconnections. William Shockley et
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationLecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration
TKT-1426 Digital design for FPGA, 6cp Fall 2011 http://www.tkt.cs.tut.fi/kurssit/1426/ Tampere University of Technology Department of Computer Systems Waqar Hussain Lecture Contents Lecture 1: Introduction
More informationEEL 5722C Field-Programmable Gate Array Design
EEL 5722C Field-Programmable Gate Array Design Lecture 19: Hardware-Software Co-Simulation* Prof. Mingjie Lin * Rabi Mahapatra, CpSc489 1 How to cosimulate? How to simulate hardware components of a mixed
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationSOCS BASED OPENRISC AND MICROBLAZE SOFT PROCESSORS COMPARISON STUDY CASES: AUDIO IMPLEMENTATION AND NETWORK IMPLEMENTATION BASED SOCS
SOCS BASED OPENRISC AND MICROBLAZE SOFT PROCESSORS COMPARISON STUDY CASES: AUDIO IMPLEMENTATION AND NETWORK IMPLEMENTATION BASED SOCS Faroudja Abid, Nouma Izeboudjen, Dalila Lazib, Mohamed Bakiri, Sabrina
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Logic Design Process Combinational logic networks Functionality. Other requirements: Size. Power. Primary inputs Performance.
More informationLecture 7: Introduction to Co-synthesis Algorithms
Design & Co-design of Embedded Systems Lecture 7: Introduction to Co-synthesis Algorithms Sharif University of Technology Computer Engineering Dept. Winter-Spring 2008 Mehdi Modarressi Topics for today
More informationFPGA Based Digital Design Using Verilog HDL
FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology
More informationOverview. CSE372 Digital Systems Organization and Design Lab. Hardware CAD. Two Types of Chips
Overview CSE372 Digital Systems Organization and Design Lab Prof. Milo Martin Unit 5: Hardware Synthesis CAD (Computer Aided Design) Use computers to design computers Virtuous cycle Architectural-level,
More informationFPGA How do they work?
ent FPGA How do they work? ETI135, Advanced Digital IC Design What is a FPGA? Manufacturers Distributed RAM History FPGA vs ASIC FPGA and Microprocessors Alternatives to FPGAs Anders Skoog, Stefan Granlund
More informationGraduate Institute of Electronics Engineering, NTU Advanced VLSI SOPC design flow
Advanced VLSI SOPC design flow Advisor: Speaker: ACCESS IC LAB What s SOC? IP classification IP reusable & benefit Outline SOPC solution on FPGA SOPC design flow pp. 2 What s SOC? Definition of SOC Advantage
More informationHardware-Software Codesign
Hardware-Software Codesign 4. System Partitioning Lothar Thiele 4-1 System Design specification system synthesis estimation SW-compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationVHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline
Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1-1 Course Objectives Affected Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any combinational
More informationA Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning
A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning By: Roman Lysecky and Frank Vahid Presented By: Anton Kiriwas Disclaimer This specific
More informationOverview of Digital Design with Verilog HDL 1
Overview of Digital Design with Verilog HDL 1 1.1 Evolution of Computer-Aided Digital Design Digital circuit design has evolved rapidly over the last 25 years. The earliest digital circuits were designed
More informationPark Sung Chul. AE MentorGraphics Korea
PGA Design rom Concept to Silicon Park Sung Chul AE MentorGraphics Korea The Challenge of Complex Chip Design ASIC Complex Chip Design ASIC or FPGA? N FPGA Design FPGA Embedded Core? Y FPSoC Design Considerations
More informationImplementing Logic in FPGA Memory Arrays: Heterogeneous Memory Architectures
Implementing Logic in FPGA Memory Arrays: Heterogeneous Memory Architectures Steven J.E. Wilton Department of Electrical and Computer Engineering University of British Columbia Vancouver, BC, Canada, V6T
More informationEmbedded Systems Dr. Santanu Chaudhury Department of Electrical Engineering Indian Institution of Technology, Delhi
Embedded Systems Dr. Santanu Chaudhury Department of Electrical Engineering Indian Institution of Technology, Delhi Lecture - 34 Compilers for Embedded Systems Today, we shall look at the compilers, which
More informationSystem-on Solution from Altera and Xilinx
System-on on-a-programmable-chip Solution from Altera and Xilinx Xun Yang VLSI CAD Lab, Computer Science Department, UCLA FPGAs with Embedded Microprocessors Combination of embedded processors and programmable
More informationDESIGN OF STANDARD AND CUSTOM PERIPHERAL USING NIOS II PROCESSOR
DESIGN OF STANDARD AND CUSTOM PERIPHERAL USING NIOS II PROCESSOR 1 K.J.VARALAKSHMI, 2 M.KAMARAJU 1 Student, 2 Professor and HOD E-mail: Kjvaralakshmi @gmail.com, prof.mkr @gmail.com Abstract- Today, Field
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationHardware/Software Codesign
Hardware/Software Codesign 3. Partitioning Marco Platzner Lothar Thiele by the authors 1 Overview A Model for System Synthesis The Partitioning Problem General Partitioning Methods HW/SW-Partitioning Methods
More informationFrom Concept to Silicon
From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research From Concept to Silicon Creating a new Visual Processing Unit (VPU) is a complex task involving many people
More informationAn Introduction to FPGA Placement. Yonghong Xu Supervisor: Dr. Khalid
RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR An Introduction to FPGA Placement Yonghong Xu Supervisor: Dr. Khalid RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR
More informationEfficient Hardware Acceleration on SoC- FPGA using OpenCL
Efficient Hardware Acceleration on SoC- FPGA using OpenCL Advisor : Dr. Benjamin Carrion Schafer Susmitha Gogineni 30 th August 17 Presentation Overview 1.Objective & Motivation 2.Configurable SoC -FPGA
More informationDigital Systems Laboratory
2012 Fall CSE140L Digital Systems Laboratory by Dr. Choon Kim CSE Department UCSD 1 Welcome to CSE140L! 2 3-way Light Controller, 2-1 MUX, Majority Detector, 7- seg Display, Binary-to- Decimal converter.
More informationNios II Performance Benchmarks
Subscribe Performance Benchmarks Overview This datasheet lists the performance and logic element (LE) usage for the Nios II Classic and Nios II Gen2 soft processor, and peripherals. Nios II is configurable
More informationTerasic DE0 Field Programmable Gate Array (FPGA) Development Board
Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic DE0 Field Programmable Gate Array (FPGA) Development Board 1 May 16, 2013 3 Layout and Components of DE0 May 16,
More informationFPGA introduction 2008
FPGA introduction 2008 ecos is a registered trademark of ecoscentric Limited Øyvind Harboe, General Manager, Zylin AS What is an FPGA? Field Programmable Gate Array Not necessarily reprogrammable (anti-fuse,
More informationCo-synthesis and Accelerator based Embedded System Design
Co-synthesis and Accelerator based Embedded System Design COE838: Embedded Computer System http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationIntroduction to VHDL. Module #5 Digilent Inc. Course
Introduction to VHDL Module #5 Digilent Inc. Course Background Availability of CAD tools in the early 70 s Picture-based schematic tools Text-based netlist tools Schematic tools dominated CAD through mid-1990
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationUsing Dynamic Voltage Scaling to Reduce the Configuration Energy of Run Time Reconfigurable Devices
Using Dynamic Voltage Scaling to Reduce the Configuration Energy of Run Time Reconfigurable Devices Yang Qu 1, Juha-Pekka Soininen 1 and Jari Nurmi 2 1 Technical Research Centre of Finland (VTT), Kaitoväylä
More informationMentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs. Fall 2004
Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs Fall 2004 Agenda FPGA design challenges Mentor Graphics comprehensive FPGA design solutions Unique tools address the full range
More informationTest and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion
More informationCHAPTER 6 REAL-VALUED GENETIC ALGORITHMS
CHAPTER 6 REAL-VALUED GENETIC ALGORITHMS 6.1 Introduction Gradient-based algorithms have some weaknesses relative to engineering optimization. Specifically, it is difficult to use gradient-based algorithms
More informationSynthesizable FPGA Fabrics Targetable by the VTR CAD Tool
Synthesizable FPGA Fabrics Targetable by the VTR CAD Tool Jin Hee Kim and Jason Anderson FPL 2015 London, UK September 3, 2015 2 Motivation for Synthesizable FPGA Trend towards ASIC design flow Design
More informationA Direct Memory Access Controller (DMAC) IP-Core using the AMBA AXI protocol
SIM 2011 26 th South Symposium on Microelectronics 167 A Direct Memory Access Controller (DMAC) IP-Core using the AMBA AXI protocol 1 Ilan Correa, 2 José Luís Güntzel, 1 Aldebaro Klautau and 1 João Crisóstomo
More informationDE2 Board & Quartus II Software
January 23, 2015 Contact and Office Hours Teaching Assistant (TA) Sergio Contreras Office Office Hours Email SEB 3259 Tuesday & Thursday 12:30-2:00 PM Wednesday 1:30-3:30 PM contre47@nevada.unlv.edu Syllabus
More informationInternational Journal of Informative & Futuristic Research ISSN:
Reviewed Paper Volume 3 Issue 10 June 2016 International Journal of Informative & Futuristic Research Design Of ARM 7 Processor Core With Constraint Of Power And Area Consumption Using FSM Modelling And
More information2. System Interconnect Fabric for Memory-Mapped Interfaces
2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-8.1.0 Introduction The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting
More informationORCA FPGA- Optimized VectorBlox Computing Inc.
ORCA FPGA- Optimized 2016 VectorBlox Computing Inc. 1 ORCA FPGA- Optimized Tiny, Low-Power FPGA 3,500 LUT4s 4 MUL16s < $5.00 ISA: RV32IM hw multiply, sw divider < 2,000 LUTs ~ 20MHz What is ORCA? Family
More informationImplementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks
Implementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks 2014 The MathWorks, Inc. 1 Traditional Implementation Workflow: Challenges Algorithm Development
More informationHardware Modelling. Design Flow Overview. ECS Group, TU Wien
Hardware Modelling Design Flow Overview ECS Group, TU Wien 1 Outline Difference: Hardware vs. Software Design Flow Steps Specification Realisation Verification FPGA Design Flow 2 Hardware vs. Software:
More informationFunctional Programming in Hardware Design
Functional Programming in Hardware Design Tomasz Wegrzanowski Saarland University Tomasz.Wegrzanowski@gmail.com 1 Introduction According to the Moore s law, hardware complexity grows exponentially, doubling
More informationRTL Coding General Concepts
RTL Coding General Concepts Typical Digital System 2 Components of a Digital System Printed circuit board (PCB) Embedded d software microprocessor microcontroller digital signal processor (DSP) ASIC Programmable
More information4DM4 Lab. #1 A: Introduction to VHDL and FPGAs B: An Unbuffered Crossbar Switch (posted Thursday, Sept 19, 2013)
1 4DM4 Lab. #1 A: Introduction to VHDL and FPGAs B: An Unbuffered Crossbar Switch (posted Thursday, Sept 19, 2013) Lab #1: ITB Room 157, Thurs. and Fridays, 2:30-5:20, EOW Demos to TA: Thurs, Fri, Sept.
More informationDesign Methodologies. Full-Custom Design
Design Methodologies Design styles Full-custom design Standard-cell design Programmable logic Gate arrays and field-programmable gate arrays (FPGAs) Sea of gates System-on-a-chip (embedded cores) Design
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationImplementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm
157 Implementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm Manpreet Singh 1, Sandeep Singh Gill 2 1 University College of Engineering, Punjabi University, Patiala-India
More informationCS310 Embedded Computer Systems. Maeng
1 INTRODUCTION (PART II) Maeng Three key embedded system technologies 2 Technology A manner of accomplishing a task, especially using technical processes, methods, or knowledge Three key technologies for
More informationCHAPTER 5. CHE BASED SoPC FOR EVOLVABLE HARDWARE
90 CHAPTER 5 CHE BASED SoPC FOR EVOLVABLE HARDWARE A hardware architecture that implements the GA for EHW is presented in this chapter. This SoPC (System on Programmable Chip) architecture is also designed
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Outline Embedded systems overview What is embedded system Characteristics Elements of embedded system Trends in embedded system Design cycle 2 Computing Systems Most of
More informationGenetic Algorithm for Circuit Partitioning
Genetic Algorithm for Circuit Partitioning ZOLTAN BARUCH, OCTAVIAN CREŢ, KALMAN PUSZTAI Computer Science Department, Technical University of Cluj-Napoca, 26, Bariţiu St., 3400 Cluj-Napoca, Romania {Zoltan.Baruch,
More informationPREFACE. Changes to the SOPC Edition
PREFACE Changes to the SOPC Edition Rapid Prototyping of Digital Systems provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs
More informationField Programmable Gate Array
Field Programmable Gate Array System Arch 27 (Fire Tom Wada) What is FPGA? System Arch 27 (Fire Tom Wada) 2 FPGA Programmable (= reconfigurable) Digital System Component Basic components Combinational
More informationGenetic Placement: Genie Algorithm Way Sern Shong ECE556 Final Project Fall 2004
Genetic Placement: Genie Algorithm Way Sern Shong ECE556 Final Project Fall 2004 Introduction Overview One of the principle problems in VLSI chip design is the layout problem. The layout problem is complex
More informationSystem on Chip (SoC) Design
System on Chip (SoC) Design Moore s Law and Technology Scaling the performance of an IC, including the number components on it, doubles every 18-24 months with the same chip price... - Gordon Moore - 1960
More informationCMPE 415 Programmable Logic Devices Introduction
Department of Computer Science and Electrical Engineering CMPE 415 Programmable Logic Devices Introduction Prof. Ryan Robucci What are FPGAs? Field programmable Gate Array Typically re programmable as
More informationDDR and DDR2 SDRAM Controller Compiler User Guide
DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera
More informationCombinational Circuit Design Using Genetic Algorithms
Combinational Circuit Design Using Genetic Algorithms Nithyananthan K Bannari Amman institute of technology M.E.Embedded systems, Anna University E-mail:nithyananthan.babu@gmail.com Abstract - In the paper
More informationReconfigurable Computing. Design and Implementation. Chapter 4.1
Design and Implementation Chapter 4.1 Prof. Dr.-Ing. Jürgen Teich Lehrstuhl für Hardware-Software-Co-Design In System Integration System Integration Rapid Prototyping Reconfigurable devices (RD) are usually
More information