Developing Applications for HPRCs
|
|
- Arline Flowers
- 5 years ago
- Views:
Transcription
1 Developing Applications for HPRCs Esam El-Araby The George Washington University
2 Acknowledgement Prof.\ Tarek El-Ghazawi Mohamed Taher ARSC SRC SGI Cray 2
3 Outline Background Methodology A Case Studies Conclusions 3
4 Background Application Design Life-Cycle 0 Structured steps that take an application from concept to a working implementation Current Limitations 0 Scope and Focus are on chip-level designs, e.g. IP Designs as previously FPGAs were used as glue logic 0 Ad hoc Process Need 0 Formal and Quantitative System-Level Methodology useful for: Considering interactions among system modules Exploring the design space to select an efficient operating point 4
5 Outline Background Methodology Case Studies Conclusions 5
6 Methodology Developing Applications with a specific reconfigurable machine in mind results in hard-to-port applications Alternatively, one can break down the design process into: a machine independent step followed by a mapping step to the target architecture 6
7 Methodology Steps Provide Basic Problem Description Develop the application virtual architecture Construct a DFG for the underlying application Provide time alignment to construct a basic linear pipeline Recursively breakdown DFG to develop a virtual architecture Determine the virtual architecture superscalar degree based on: Real-Time throughput constraint Resources usage constraint Map the virtual architecture onto the target architecture Exploit maximum concurrency through I/O and computational overlapping Determine the system minimum partitionability 7
8 1) & 2) Develop the Application Virtual Architecture (Determine Application Pipeline Depth, L) Processing Elements (L s ) Pipeline Depth (L Stages) T 1 T 2 T 3 T 4 T 5 T 6 T 7 T 8 T 9 T 10 T 11 T 12 T 13 T 14 T 15 T 16 T 17 T T 1 T 2 T 3 T 6 T 5 T 9 T 4 T 7 T 8 T 12 T 11 T 15 Time (L) ) DFG 2.2) Equivalent Space-Time Diagram T 13 T 10 T 14 T 16 T 17 T 18 S 9 S 8 S 7 S 6 S 5 S 4 S 3 S 2 S 1 T 3 T 1 T 2 T 6 T 5 T 4 T 9 T 8 T 7 T 13 T 12 T 11 T 10 T 15 T 14 T 16 T 17 T 18 Time (L) ) Equivalent Linear Pipeline 8
9 2.4) Develop the Superscalar (Determine the Virtual Architecture Superscalar Degree, K) Assumptions: 0 Linear (Static) Pipelines Parameters: 0 Pipeline Latency (L), i.e. pipeline depth 0 Degree of superscalability (K) 0 Real-Time throughput constraint Consumed data size per clock cycle (B comp-in ) Input data size per clock cycle (B in ) Total input data size (D) Total number of tasks (N total ) Number of tasks per pipeline (N) 0 Resources usage constraint Maximum resources usage per pipeline stage (U stage )» Application requirement of the i-th resource for stage j (Z i,j )» Total available size of the i-th resource in the FPGA (Z i,fpga )» Number of resource types in the FPGA (N resources ) (e.g. CLBs, registers, shift registers, multipliers, BRAMs,. etc.) 9
10 2.4) Develop the Superscalar (cnt d) Resource Usage Boundary Kmax L! K S < 1 S = 1 S > 1 Real-Time Throughput Boundary S ( L! ) K L L! 1 " # # Operating Point 10
11 3) Virtual Architecture Target Architecture (Hypothetical Reference Architecture and System Parameters) Application parameters 0 Computations bandwidth Input bandwidth (B comp-in ), data consumption rate Output bandwidth (B comp-out ), data production rate Data production-consumption factor (β); i.e. β>1 for data-producing applications, β<1 for dataconsuming applications, and β=1 for dataprocessing applications 0 Partitionability of data and processing Input partitionability (n in ) Output partitionability (n out ) Processing partitionability (n c ) Machine Parameters 0 I/O transfers bandwidth Input bandwidth (B in ), data feed rate Output bandwidth (B out ), data output rate 0 I/O channel multiplicity Input multiplicity (K in ) Output multiplicity (K out ) 0 Channel-Overlapping factor (V) 11
12 3) Virtual Architecture Target Architecture (cnt d) (System Model of Interacting Superscalar Pipelines) Exploit maximum concurrency through I/O and computational overlapping Determine the System Minimum Partitionability 12
13 Outline Background Methodology Case Studies 0 Wavelet-Based Hyperspectral Dimension Reduction SRC 0 DWT SRC, SGI RASC, Cray XD1 0 Image Registration SRC 0 Cloud Detection SRC 0 Smith-Waterman SRC, Cray XD1 0 Cryptography (RC5, IDEA) SRC Conclusions 13
14 Applications and Machines Parameters Applications Parameters (Requirements) Machines Parameters (Characteristics) 14
15 The Application (Hyperspectral Dimension Reduction) Multi-Spectral Imagery 10 s of bands (MODIS 36 bands, SeaWiFS 8 bands, IKONOS 5 bands) Hyperspectral Imagery 100 s s of bands (AVIRIS 224 bands, AIRS 2378 bands) 0 Challenges (Curse of Dimensionality) 0 Solution On-Board Dimension Reduction 0 Needs Higher performance Lower form / wrap factors Higher flexibility Esam El-Araby, GWU Multispectral / Hyperspectral Imagery Comparison HPRCs ARSC HPRC Workshop 15
16 The Application: Wavelet Dimension Reduction (Techniques) Principal Component Analysis (PCA): 0 Most Common Method Dimension Reduction 0 Complex and Global computations: difficult for parallel processing and hardware implementations 0 Does Not Preserve Spectral Signatures Multi-Resolution Wavelet Decomposition of Each Pixel 1-D Spectral Signature (Preservation of Spectral Locality) Wavelet-Based Dimension Reduction*: 0 Simple and Local Operations 0 High-Performance Implementation 0 Preserves Spectral Signatures * S. Kaewpijit, J. Le Moigne, T. El-Ghazawi, Automatic Reduction of Hyperspectral Imagery Using Wavelet Spectral Analysis, IEEE Transactions on Geoscience and Remote Sensing, Vol. 41, No. 4, April, 2003, pp
17 The Application: Wavelet Dimension Reduction (1 - Application Description) 17
18 2) Develop the Application Virtual Architecture (DFGs and Time-Alignment) X DWT L 1 -L 5 IDWT Y 1 -Y 5 CORR HIST Space (Number of Processing Elements) 4 Histogram 3 Correlator 2 IDWT 1 DWT Output Data Flow Time 2.1) Highest-Level DFG 2.2) Equivalent Space-Time Diagram 18
19 2) Develop the Application Virtual Architecture (Determine Application Pipeline Depth, L) 19
20 2) Develop the Application Virtual Architecture (Construct a Basic Linear Pipeline) 20
21 2.4) Develop the Superscalar (cnt d) (Determine the Virtual Architecture Superscalar Degree, K) Operating Point 21
22 3) Virtual Architecture Target Architecture (Determine the System Minimum Partitionability) Performance Design Space 22
23 Experimental Setup and Measurements Scenarios Measurements Scenario 23
24 Execution Profiles 24
25 Speedup (SRC-6E P3 vs. Intel Xeon P4-1.8 GHz) Salinas' Speedup SRC-P3 (No Overlapping) SRC-P3 (Overlapping) Level of Decomposition 25
26 Speedup (SRC-6E P4 vs. Intel Xeon P4-1.8 GHz) Salinas' Speedup SRC-P4 (No Overlapping) SRC-P4 (Overlapping) Level of Decomposition 26
27 Outline Background Methodology Case Studies 0 Wavelet-Based Hyperspectral Dimension Reduction SRC 0 DWT SRC, SGI RASC, Cray XD1 0 Image Registration SRC 0 Cloud Detection SRC 0 Smith-Waterman SRC, Cray XD1 0 Cryptography (RC5, IDEA) SRC Conclusions 27
28 Multi-Resolution DWT Decomposition (Mallat Algorithm) The input image is first convolved along the rows by the two filters L and H and decimated along the columns by two resulting in two "column-decimated" images L and H Each of the two images, L and H, is then convolved along the columns by the two filters L and H and decimated along the rows by two This decomposition results into four images, LL, LH, HL and HH The LL image is taken as the new input to perform the next level of decomposition Image Size = 512 X 512 pixels 28
29 Multi-Resolution DWT Decomposition (cnt d) 29
30 Image Registration SRC-6 Two Techniques 0 Exhaustive search 0 Iterative refinement Similarity Measures 0 correlation 0 Normalized cross-correlation Expensive One of the best similarity measures 0 Statistical correlation 0 Match filters 0 Phase-correlation 0 Sum of absolute differences 0 Root mean square 0 Masked correlation Two engines 0 79% usage of the chip resources (slices) High Accuracy 0 Floating-point arithmetic Extrapolated Higher Performance 0 Larger data sizes 0 Many optimization techniques such as data streaming 30
31 Automatic Cloud Cover Assessment (ACCA) (Theory and Algorithms) Theory is based on the observation that clouds are: 0 Highly reflective (in the visible, near- and mid- IR bands) 0 Cold (in the thermal bands) Algorithms 0 Landsat 4 & 5 ACCA Threshold based - 3 filters Trouble with cold, highly reflective landscapes (e.g. tundra, deserts) Imperfect snow/cloud discriminator Insensitive to warm clouds Performance suffers at low sun elevation angles 0 MODIS (Moderate Resolution Imaging Spectroradiometer) Threshold based - 13 filters Parameters differ depending on the time of day and the pixel ecosystem Supporting ecosystem maps and land/sea masks are required 0 Landsat 7 ETM+ (Enhanced Thematic Mapper) ACCA Threshold based - 8 filters A compromise between Landsat 4&5 and MODIS Two-pass approach» Pass one Fixed thresholds» Pass two Adaptive thresholds based on statistical analysis of pass one results 31
32 Automatic Cloud Cover Assessment (cnt d) Total Execution Time m sec Xeon 2.8GHz Floating Point 1X Fixed Point 1X Floating Point 2X Floating Point 2X Comp./8X Data Fixed Point 8X Speed Up Xeon 2.8GHz Floating Point 1X Fixed Point 1X Floating Point 2X Floating Point 2X Comp./8X Data Fixed Point 8X 32
33 Bioinformatics Sequence Alignment (The Smith-Waterman Algorithm) Genomic comparison and alignment algorithm 0 Similar to BLAST, but 10x slower 0 Provably optimum- the gold standard for alignment algorithms 0 Based on Dynamic Programming * Rate = (FPGA freq.) X (cycles/cell) X (# SWPEs) Two-step process 0 Create scoring matrix and find maximum score forward pass 0 Work back to determine alignment traceback Opteron Implementation (SSEARCH34) * Million Cell Updates Per Second (CUPS) * CUG 05, New Mexico, May
34 Conclusions A two-step structured and efficient methodology for developing portable application designs has been demonstrated The first step is to develop an ideal architecture for the problem in the absence of hardware resource and structural constraints 0 The virtual architecture is used to derive the application requirement parameters The second step is to map this virtual (portable) architecture onto the target reconfigurable machine 0 The machine characteristics are also measured using an artificial workloads that optimize its performance After all it can be a science! 34
End User Update: High-Performance Reconfigurable Computing
End User Update: High-Performance Reconfigurable Computing Tarek El-Ghazawi Director, GW Institute for Massively Parallel Applications and Computing Technologies(IMPACT) Co-Director, NSF Center for High-Performance
More informationMulti-Sensor Image Registration, Fusion and Dimension Reduction. Jacqueline Le Moigne
Multi-Sensor Image Registration, Fusion and Dimension Reduction Jacqueline Le Moigne With the development of future spacecraft formations comes a number of complex challenges such as maintaining precise
More informationIn the past few years, high-performance computing. The Promise of High-Performance Reconfigurable Computing
R E S E A R C H F E A T U R E The Promise of High-Performance Reconfigurable Computing Tarek El-Ghazawi, Esam El-Araby, and Miaoqing Huang, George Washington University Kris Gaj, George Mason University
More informationMohamed Taher The George Washington University
Experience Programming Current HPRCs Mohamed Taher The George Washington University Acknowledgements GWU: Prof.\Tarek El-Ghazawi and Esam El-Araby GMU: Prof.\Kris Gaj ARSC SRC SGI CRAY 2 Outline Introduction
More informationReconfigurable Hardware Implementation of Mesh Routing in the Number Field Sieve Factorization
Reconfigurable Hardware Implementation of Mesh Routing in the Number Field Sieve Factorization Sashisu Bajracharya, Deapesh Misra, Kris Gaj George Mason University Tarek El-Ghazawi The George Washington
More informationIn the past few years, high-performance computing. The Promise of High-Performance Reconfigurable Computing
R E S E A R C H F E A T U R E The Promise of High-Performance Reconfigurable Computing Tarek El-Ghazawi, Esam El-Araby, and Miaoqing Huang, George Washington University Kris Gaj, George Mason University
More informationHYPERSPECTRAL REMOTE SENSING
HYPERSPECTRAL REMOTE SENSING By Samuel Rosario Overview The Electromagnetic Spectrum Radiation Types MSI vs HIS Sensors Applications Image Analysis Software Feature Extraction Information Extraction 1
More informationImplementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm
157 Implementation Of Quadratic Rotation Decomposition Based Recursive Least Squares Algorithm Manpreet Singh 1, Sandeep Singh Gill 2 1 University College of Engineering, Punjabi University, Patiala-India
More informationFPGA Provides Speedy Data Compression for Hyperspectral Imagery
FPGA Provides Speedy Data Compression for Hyperspectral Imagery Engineers implement the Fast Lossless compression algorithm on a Virtex-5 FPGA; this implementation provides the ability to keep up with
More informationScalable Compression and Transmission of Large, Three- Dimensional Materials Microstructures
Scalable Compression and Transmission of Large, Three- Dimensional Materials Microstructures William A. Pearlman Center for Image Processing Research Rensselaer Polytechnic Institute pearlw@ecse.rpi.edu
More informationImplementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer
Implementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer Sashisu Bajracharya, Chang Shu, Kris Gaj George Mason University Tarek El-Ghazawi The George
More informationParallel Programming of High-Performance Reconfigurable Computing Systems with Unified Parallel C
Parallel Programming of High-Performance Reconfigurable Computing Systems with Unified Parallel C Tarek El-Ghazawi, Olivier Serres, Samy Bahra, Miaoqing Huang and Esam El-Araby Department of Electrical
More informationFast Anomaly Detection Algorithms For Hyperspectral Images
Vol. Issue 9, September - 05 Fast Anomaly Detection Algorithms For Hyperspectral Images J. Zhou Google, Inc. ountain View, California, USA C. Kwan Signal Processing, Inc. Rockville, aryland, USA chiman.kwan@signalpro.net
More informationThis article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and
This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution
More informationIntroduction to digital image classification
Introduction to digital image classification Dr. Norman Kerle, Wan Bakx MSc a.o. INTERNATIONAL INSTITUTE FOR GEO-INFORMATION SCIENCE AND EARTH OBSERVATION Purpose of lecture Main lecture topics Review
More informationSerial. Parallel. CIT 668: System Architecture 2/14/2011. Topics. Serial and Parallel Computation. Parallel Computing
CIT 668: System Architecture Parallel Computing Topics 1. What is Parallel Computing? 2. Why use Parallel Computing? 3. Types of Parallelism 4. Amdahl s Law 5. Flynn s Taxonomy of Parallel Computers 6.
More informationMultiple Sensor Image Registration, Image Fusion and Dimension Reduction of Earth Science Imagery
Multiple Sensor Image Registration, Image Fusion and Dimension Reduction of Earth Science Imagery Jacqueline Le Moigne NASA Goddard Space Flight Center Applied Information Science Branch Greenbelt, MD
More informationSpectral Classification
Spectral Classification Spectral Classification Supervised versus Unsupervised Classification n Unsupervised Classes are determined by the computer. Also referred to as clustering n Supervised Classes
More informationResearch Article Parameterized Hardware Design on Reconfigurable Computers: An Image Processing Case Study
Hindawi Publishing Corporation International Journal of Reconfigurable Computing Volume 200, Article ID 454506, pages doi:0.55/200/454506 Research Article Parameterized Hardware Design on Reconfigurable
More informationIMPLEMENTATION OF IMAGE RECONSTRUCTION FROM MULTIBAND WAVELET TRANSFORM COEFFICIENTS J.Vinoth Kumar 1, C.Kumar Charlie Paul 2
ISSN: 0975-766X CODEN: IJPTFI Available Online through Research Article www.ijptonline.com IMPLEMENTATION OF IMAGE RECONSTRUCTION FROM MULTIBAND WAVELET TRANSFORM COEFFICIENTS J.Vinoth Kumar 1, C.Kumar
More informationHYPERSPECTRAL IMAGE COMPRESSION
HYPERSPECTRAL IMAGE COMPRESSION Paper implementation of Satellite Hyperspectral Imagery Compression Algorithm Based on Adaptive Band Regrouping by Zheng Zhou, Yihua Tan and Jian Liu Syed Ahsan Ishtiaque
More informationImplementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture
International Journal of Computer Trends and Technology (IJCTT) volume 5 number 5 Nov 2013 Implementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture
More informationA Shared Memory Parallel Algorithm for Data Reduction Using the Singular Value Decomposition Rhonda Phillips, Layne Watson, Randolph Wynne
A Shared Memory Parallel Algorithm for Data Reduction Using the Singular Value Decomposition Rhonda Phillips, Layne Watson, Randolph Wynne April 16, 2008 Outline Motivation Algorithms Study Area Results
More informationHyperspectral Unmixing on GPUs and Multi-Core Processors: A Comparison
Hyperspectral Unmixing on GPUs and Multi-Core Processors: A Comparison Dept. of Mechanical and Environmental Informatics Kimura-Nakao lab. Uehara Daiki Today s outline 1. Self-introduction 2. Basics of
More informationISSN (ONLINE): , VOLUME-3, ISSUE-1,
PERFORMANCE ANALYSIS OF LOSSLESS COMPRESSION TECHNIQUES TO INVESTIGATE THE OPTIMUM IMAGE COMPRESSION TECHNIQUE Dr. S. Swapna Rani Associate Professor, ECE Department M.V.S.R Engineering College, Nadergul,
More informationCLASSIFICATION AND CHANGE DETECTION
IMAGE ANALYSIS, CLASSIFICATION AND CHANGE DETECTION IN REMOTE SENSING With Algorithms for ENVI/IDL and Python THIRD EDITION Morton J. Canty CRC Press Taylor & Francis Group Boca Raton London NewYork CRC
More informationMaster s Thesis Presentation Hoang Le Director: Dr. Kris Gaj
Master s Thesis Presentation Hoang Le Director: Dr. Kris Gaj Outline RSA ECM Reconfigurable Computing Platforms, Languages and Programming Environments Partitioning t ECM Code between HDLs and HLLs Implementation
More informationGPU Accelerating Speeded-Up Robust Features Timothy B. Terriberry, Lindley M. French, and John Helmsen
GPU Accelerating Speeded-Up Robust Features Timothy B. Terriberry, Lindley M. French, and John Helmsen Overview of ArgonST Manufacturer of integrated sensor hardware and sensor analysis systems 2 RF, COMINT,
More informationCompression of RADARSAT Data with Block Adaptive Wavelets Abstract: 1. Introduction
Compression of RADARSAT Data with Block Adaptive Wavelets Ian Cumming and Jing Wang Department of Electrical and Computer Engineering The University of British Columbia 2356 Main Mall, Vancouver, BC, Canada
More informationIntegration of reduction operators in a compiler for FPGAs
Integration of reduction operators in a compiler for FPGAs Manjukumar Harthikote Matha Department of Electrical and Computer Engineering Colorado State University Outline Introduction to RC system and
More informationhigh performance medical reconstruction using stream programming paradigms
high performance medical reconstruction using stream programming paradigms This Paper describes the implementation and results of CT reconstruction using Filtered Back Projection on various stream programming
More informationFPGA IMPLEMENTATION OF MEMORY EFFICIENT HIGH SPEED STRUCTURE FOR MULTILEVEL 2D-DWT
Indian Journal of Communications Technology and Electronics (IJCTE) Vol..No.1 014pp 54-59 available at: www.goniv.com Paper Received :05-03-014 Paper Published:8-03-014 Paper Reviewed by: 1. John Arhter.
More informationHigh Level, high speed FPGA programming
Opportunity: FPAs High Level, high speed FPA programming Wim Bohm, Bruce Draper, Ross Beveridge, Charlie Ross, Monica Chawathe Colorado State University Reconfigurable Computing technology High speed at
More informationPerformance potential for simulating spin models on GPU
Performance potential for simulating spin models on GPU Martin Weigel Institut für Physik, Johannes-Gutenberg-Universität Mainz, Germany 11th International NTZ-Workshop on New Developments in Computational
More informationChapter 6. Parallel Processors from Client to Cloud. Copyright 2014 Elsevier Inc. All rights reserved.
Chapter 6 Parallel Processors from Client to Cloud FIGURE 6.1 Hardware/software categorization and examples of application perspective on concurrency versus hardware perspective on parallelism. 2 FIGURE
More informationFeature Based Watermarking Algorithm by Adopting Arnold Transform
Feature Based Watermarking Algorithm by Adopting Arnold Transform S.S. Sujatha 1 and M. Mohamed Sathik 2 1 Assistant Professor in Computer Science, S.T. Hindu College, Nagercoil, Tamilnadu, India 2 Associate
More informationMulti-focus Image Fusion Using Stationary Wavelet Transform (SWT) with Principal Component Analysis (PCA)
Multi-focus Image Fusion Using Stationary Wavelet Transform (SWT) with Principal Component Analysis (PCA) Samet Aymaz 1, Cemal Köse 1 1 Department of Computer Engineering, Karadeniz Technical University,
More informationFast Sample Generation with Variational Bayesian for Limited Data Hyperspectral Image Classification
Fast Sample Generation with Variational Bayesian for Limited Data Hyperspectral Image Classification July 26, 2018 AmirAbbas Davari, Hasan Can Özkan, Andreas Maier, Christian Riess Pattern Recognition
More informationComparison of Digital Image Watermarking Algorithms. Xu Zhou Colorado School of Mines December 1, 2014
Comparison of Digital Image Watermarking Algorithms Xu Zhou Colorado School of Mines December 1, 2014 Outlier Introduction Background on digital image watermarking Comparison of several algorithms Experimental
More informationAn Optimized Hardware Architecture for the Montgomery Multiplication Algorithm
An Optimized Hardware Architecture for the Montgomery Multiplication Algorithm Miaoqing Huang 1, Kris Gaj 2, Soonhak Kwon 3, Tarek El-Ghazawi 1 1 The George Washington University, Washington, D.C., U.S.A.
More informationGeneration of Digital Watermarked Anaglyph 3D Image Using DWT
SSRG International Journal of Electronics and Communication Engineering (SSRG-IJECE) volume1 issue7 Sep 2014 Generation of Digital Anaglyph 3D Using DWT D.Usha 1, Y.Rakesh 2 1 MTech Student, 2 Assistant
More informationSide-Channel Countermeasures for Hardware: is There a Light at the End of the Tunnel?
Side-Channel Countermeasures for Hardware: is There a Light at the End of the Tunnel? 11. Sep 2013 Ruhr University Bochum Outline Power Analysis Attack Masking Problems in hardware Possible approaches
More informationIMAGE DATA COMPRESSION
Draft Recommendation for Space Data System Standards IMAGE DATA COMPRESSION Draft Recommended Standard CCSDS 122.0-P-1.1 Pink Sheets July 2016 Draft Recommendation for Space Data System Standards IMAGE
More informationCourse Evaluations. h"p:// 4 Random Individuals will win an ATI Radeon tm HD2900XT
Course Evaluations h"p://www.siggraph.org/courses_evalua4on 4 Random Individuals will win an ATI Radeon tm HD2900XT A Gentle Introduction to Bilateral Filtering and its Applications From Gaussian blur
More informationFrequency Domain Acceleration of Convolutional Neural Networks on CPU-FPGA Shared Memory System
Frequency Domain Acceleration of Convolutional Neural Networks on CPU-FPGA Shared Memory System Chi Zhang, Viktor K Prasanna University of Southern California {zhan527, prasanna}@usc.edu fpga.usc.edu ACM
More informationEfficient Image Compression of Medical Images Using the Wavelet Transform and Fuzzy c-means Clustering on Regions of Interest.
Efficient Image Compression of Medical Images Using the Wavelet Transform and Fuzzy c-means Clustering on Regions of Interest. D.A. Karras, S.A. Karkanis and D. E. Maroulis University of Piraeus, Dept.
More informationAdvanced Computer Architecture
18-742 Advanced Computer Architecture Test 2 April 14, 1998 Name (please print): Instructions: DO NOT OPEN TEST UNTIL TOLD TO START YOU HAVE UNTIL 12:20 PM TO COMPLETE THIS TEST The exam is composed of
More informationELEC Dr Reji Mathew Electrical Engineering UNSW
ELEC 4622 Dr Reji Mathew Electrical Engineering UNSW Review of Motion Modelling and Estimation Introduction to Motion Modelling & Estimation Forward Motion Backward Motion Block Motion Estimation Motion
More informationLarge Scale Complex Network Analysis using the Hybrid Combination of a MapReduce Cluster and a Highly Multithreaded System
Large Scale Complex Network Analysis using the Hybrid Combination of a MapReduce Cluster and a Highly Multithreaded System Seunghwa Kang David A. Bader 1 A Challenge Problem Extracting a subgraph from
More informationComparison of DCT, DWT Haar, DWT Daub and Blocking Algorithm for Image Fusion
Comparison of DCT, DWT Haar, DWT Daub and Blocking Algorithm for Image Fusion Er.Navjot kaur 1, Er. Navneet Bawa 2 1 M.Tech. Scholar, 2 Associate Professor, Department of CSE, PTU Regional Centre ACET,
More informationDesign of 2-D DWT VLSI Architecture for Image Processing
Design of 2-D DWT VLSI Architecture for Image Processing Betsy Jose 1 1 ME VLSI Design student Sri Ramakrishna Engineering College, Coimbatore B. Sathish Kumar 2 2 Assistant Professor, ECE Sri Ramakrishna
More informationAn Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers
An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers Allen Michalski 1, Kris Gaj 1, Tarek El-Ghazawi 2 1 ECE Department, George Mason University
More informationAdaptive Computing Systems (ACS) Domain for Implementing DSP Algorithms in Reconfigurable Hardware. Objective/Approach/Process
Adaptive Computing Systems (ACS) Domain for Implementing DSP Algorithms in Reconfigurable Hardware John Zaino, Eric Pauer, Ken Smith, Paul Fiore, Jairam Ramanathan, Cory Myers {john.c.aino, ken.smith,
More informationTools for Reconfigurable Supercomputing. Kris Gaj George Mason University
Tools for Reconfigurable Supercomputing Kris Gaj George Mason University 1 Application Development for Reconfigurable Computers Program Entry Platform mapping Debugging & Verification Compilation Execution
More informationIMAGE ANALYSIS, CLASSIFICATION, and CHANGE DETECTION in REMOTE SENSING
SECOND EDITION IMAGE ANALYSIS, CLASSIFICATION, and CHANGE DETECTION in REMOTE SENSING ith Algorithms for ENVI/IDL Morton J. Canty с*' Q\ CRC Press Taylor &. Francis Group Boca Raton London New York CRC
More informationLecture 5: Error Resilience & Scalability
Lecture 5: Error Resilience & Scalability Dr Reji Mathew A/Prof. Jian Zhang NICTA & CSE UNSW COMP9519 Multimedia Systems S 010 jzhang@cse.unsw.edu.au Outline Error Resilience Scalability Including slides
More informationImage Fusion Using Double Density Discrete Wavelet Transform
6 Image Fusion Using Double Density Discrete Wavelet Transform 1 Jyoti Pujar 2 R R Itkarkar 1,2 Dept. of Electronics& Telecommunication Rajarshi Shahu College of Engineeing, Pune-33 Abstract - Image fusion
More informationVHDL Implementation of Multiplierless, High Performance DWT Filter Bank
VHDL Implementation of Multiplierless, High Performance DWT Filter Bank Mr. M.M. Aswale 1, Prof. Ms. R.B Patil 2,Member ISTE Abstract The JPEG 2000 image coding standard employs the biorthogonal 9/7 wavelet
More informationLab on MODIS Cloud spectral properties, Cloud Mask, NDVI and Fire Detection
MODIS and AIRS Workshop 5 April 2006 Pretoria, South Africa 5/2/2006 10:54 AM LAB 2 Lab on MODIS Cloud spectral properties, Cloud Mask, NDVI and Fire Detection This Lab was prepared to provide practical
More informationImplementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer
Implementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer Sashisu Bajracharya 1, Chang Shu 1, Kris Gaj 1, Tarek El-Ghazawi 2 1 ECE Department, George
More informationQR Code Watermarking Algorithm Based on DWT and Counterlet Transform for Authentication
Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 10, Number 5 (2017) pp. 1233-1244 Research India Publications http://www.ripublication.com QR Code Watermarking Algorithm Based on
More informationA Framework to Improve IP Portability on Reconfigurable Computers
A Framework to Improve IP Portability on Reconfigurable Computers Miaoqing Huang, Ivan Gonzalez, Sergio Lopez-Buedo, and Tarek El-Ghazawi NSF Center for High-Performance Reconfigurable Computing (CHREC)
More informationFundamentals of Quantitative Design and Analysis
Fundamentals of Quantitative Design and Analysis Dr. Jiang Li Adapted from the slides provided by the authors Computer Technology Performance improvements: Improvements in semiconductor technology Feature
More informationRUN-TIME RECONFIGURABLE IMPLEMENTATION OF DSP ALGORITHMS USING DISTRIBUTED ARITHMETIC. Zoltan Baruch
RUN-TIME RECONFIGURABLE IMPLEMENTATION OF DSP ALGORITHMS USING DISTRIBUTED ARITHMETIC Zoltan Baruch Computer Science Department, Technical University of Cluj-Napoca, 26-28, Bariţiu St., 3400 Cluj-Napoca,
More informationIntel HLS Compiler: Fast Design, Coding, and Hardware
white paper Intel HLS Compiler Intel HLS Compiler: Fast Design, Coding, and Hardware The Modern FPGA Workflow Authors Melissa Sussmann HLS Product Manager Intel Corporation Tom Hill OpenCL Product Manager
More informationPerformance Evaluation of Fusion of Infrared and Visible Images
Performance Evaluation of Fusion of Infrared and Visible Images Suhas S, CISCO, Outer Ring Road, Marthalli, Bangalore-560087 Yashas M V, TEK SYSTEMS, Bannerghatta Road, NS Palya, Bangalore-560076 Dr. Rohini
More informationInterim Progress Report on the Application of an Independent Components Analysis-based Spectral Unmixing Algorithm to Beowulf Computers
Interim Progress Report on the Application of an Independent Components Analysis-based Spectral Unmixing Algorithm to Beowulf Computers By George Lemeshewsky 1 Open-File Report 03-478 1 Eastern Region
More informationFPGA Implementation of an Efficient Two-dimensional Wavelet Decomposing Algorithm
FPGA Implementation of an Efficient Two-dimensional Wavelet Decomposing Algorithm # Chuanyu Zhang, * Chunling Yang, # Zhenpeng Zuo # School of Electrical Engineering, Harbin Institute of Technology Harbin,
More informationHyperspectral Remote Sensing
Hyperspectral Remote Sensing Multi-spectral: Several comparatively wide spectral bands Hyperspectral: Many (could be hundreds) very narrow spectral bands GEOG 4110/5100 30 AVIRIS: Airborne Visible/Infrared
More informationFeature selection. LING 572 Fei Xia
Feature selection LING 572 Fei Xia 1 Creating attribute-value table x 1 x 2 f 1 f 2 f K y Choose features: Define feature templates Instantiate the feature templates Dimensionality reduction: feature selection
More informationDesign and Implementation of 3-D DWT for Video Processing Applications
Design and Implementation of 3-D DWT for Video Processing Applications P. Mohaniah 1, P. Sathyanarayana 2, A. S. Ram Kumar Reddy 3 & A. Vijayalakshmi 4 1 E.C.E, N.B.K.R.IST, Vidyanagar, 2 E.C.E, S.V University
More informationIMAGE PROCESSING USING DISCRETE WAVELET TRANSFORM
IMAGE PROCESSING USING DISCRETE WAVELET TRANSFORM Prabhjot kour Pursuing M.Tech in vlsi design from Audisankara College of Engineering ABSTRACT The quality and the size of image data is constantly increasing.
More informationDivide-and-Conquer Approach for Designing Large-operand Functions on Reconfigurable Computers
Divide-and-Conquer pproach for Designing Large-operand Functions on Reconfigurable Computers Miaoqing Huang, Esam El-raby, and Tarek El-Ghazawi Department of Electrical and Computer Engineering, The George
More informationEE/CSCI 451 Midterm 1
EE/CSCI 451 Midterm 1 Spring 2018 Instructor: Xuehai Qian Friday: 02/26/2018 Problem # Topic Points Score 1 Definitions 20 2 Memory System Performance 10 3 Cache Performance 10 4 Shared Memory Programming
More informationKeywords - DWT, Lifting Scheme, DWT Processor.
Lifting Based 2D DWT Processor for Image Compression A. F. Mulla, Dr.R. S. Patil aieshamulla@yahoo.com Abstract - Digital images play an important role both in daily life applications as well as in areas
More informationIterative Refinement on FPGAs
Iterative Refinement on FPGAs Tennessee Advanced Computing Laboratory University of Tennessee JunKyu Lee July 19 th 2011 This work was partially supported by the National Science Foundation, grant NSF
More informationImage Analysis, Classification and Change Detection in Remote Sensing
Image Analysis, Classification and Change Detection in Remote Sensing WITH ALGORITHMS FOR ENVI/IDL Morton J. Canty Taylor &. Francis Taylor & Francis Group Boca Raton London New York CRC is an imprint
More informationDesign and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field
Design and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field Veerraju kaki Electronics and Communication Engineering, India Abstract- In the present work, a low-complexity
More informationInvisible Watermarking Using Eludician Distance and DWT Technique
Invisible Watermarking Using Eludician Distance and DWT Technique AMARJYOTI BARSAGADE # AND AWADHESH K.G. KANDU* 2 # Department of Electronics and Communication Engineering, Gargi Institute of Science
More informationEarly Experiences with the Naval Research Laboratory XD1. Wendell Anderson Dr. Robert Rosenberg Dr. Marco Lanzagorta Dr.
Your corporate logo here Early Experiences with the Naval Research Laboratory XD1 Wendell Anderson Dr. Robert Rosenberg Dr. Marco Lanzagorta Dr. Jeanie Osburn Who we are Naval Research Laboratory Navy
More informationParallel Reconfigurable Hardware Architectures for Video Processing Applications
Parallel Reconfigurable Hardware Architectures for Video Processing Applications PhD Dissertation Presented by Karim Ali Supervised by Prof. Jean-Luc Dekeyser Dr. HdR. Rabie Ben Atitallah Parallel Reconfigurable
More informationModule 8: Video Coding Basics Lecture 42: Sub-band coding, Second generation coding, 3D coding. The Lecture Contains: Performance Measures
The Lecture Contains: Performance Measures file:///d /...Ganesh%20Rana)/MY%20COURSE_Ganesh%20Rana/Prof.%20Sumana%20Gupta/FINAL%20DVSP/lecture%2042/42_1.htm[12/31/2015 11:57:52 AM] 3) Subband Coding It
More informationGPU acceleration of 3D forward and backward projection using separable footprints for X-ray CT image reconstruction
GPU acceleration of 3D forward and backward projection using separable footprints for X-ray CT image reconstruction Meng Wu and Jeffrey A. Fessler EECS Department University of Michigan Fully 3D Image
More informationHyperspectral Image Enhancement Based on Sensor Simulation and Vector Decomposition
Hyperspectral Image Enhancement Based on Sensor Simulation and Vector Decomposition Ankush Khandelwal Lab for Spatial Informatics International Institute of Information Technology Hyderabad, India ankush.khandelwal@research.iiit.ac.in
More informationStudying Leakages on an Embedded Biometric System Using Side Channel Analysis
Studying Leakages on an Embedded Biometric System Using Side Channel Analysis M. Berthier, Y. Bocktaels, J. Bringer, H. Chabanne, T. Chouta, J-L. Danger, M. Favre, T. Graba Institut Mines-Télécom Outline
More informationVector an ordered series of scalar quantities a one-dimensional array. Vector Quantity Data Data Data Data Data Data Data Data
Vector Processors A vector processor is a pipelined processor with special instructions designed to keep the (floating point) execution unit pipeline(s) full. These special instructions are vector instructions.
More informationWavelet Based Image Compression, Pattern Recognition And Data Hiding
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. V (Mar - Apr. 2014), PP 49-53 Wavelet Based Image Compression, Pattern
More informationINTRODUCTION TO FPGA ARCHITECTURE
3/3/25 INTRODUCTION TO FPGA ARCHITECTURE DIGITAL LOGIC DESIGN (BASIC TECHNIQUES) a b a y 2input Black Box y b Functional Schematic a b y a b y a b y 2 Truth Table (AND) Truth Table (OR) Truth Table (XOR)
More informationStructure of Computer Systems
288 between this new matrix and the initial collision matrix M A, because the original forbidden latencies for functional unit A still have to be considered in later initiations. Figure 5.37. State diagram
More informationCopyright 2005 Center for Imaging Science Rochester Institute of Technology Rochester, NY
Development of Algorithm for Fusion of Hyperspectral and Multispectral Imagery with the Objective of Improving Spatial Resolution While Retaining Spectral Data Thesis Christopher J. Bayer Dr. Carl Salvaggio
More informationMOJTABA MAHDAVI Mojtaba Mahdavi DSP Design Course, EIT Department, Lund University, Sweden
High Level Synthesis with Catapult MOJTABA MAHDAVI 1 Outline High Level Synthesis HLS Design Flow in Catapult Data Types Project Creation Design Setup Data Flow Analysis Resource Allocation Scheduling
More informationEnergy Efficient K-Means Clustering for an Intel Hybrid Multi-Chip Package
High Performance Machine Learning Workshop Energy Efficient K-Means Clustering for an Intel Hybrid Multi-Chip Package Matheus Souza, Lucas Maciel, Pedro Penna, Henrique Freitas 24/09/2018 Agenda Introduction
More informationUsing FPGAs as Microservices
Using FPGAs as Microservices David Ojika, Ann Gordon-Ross, Herman Lam, Bhavesh Patel, Gaurav Kaul, Jayson Strayer (University of Florida, DELL EMC, Intel Corporation) The 9 th Workshop on Big Data Benchmarks,
More informationChange Detection in Remotely Sensed Images Based on Image Fusion and Fuzzy Clustering
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 1 (2017) pp. 141-150 Research India Publications http://www.ripublication.com Change Detection in Remotely Sensed
More informationHigh-Level Synthesis: Accelerating Alignment Algorithm using SDSoC
High-Level Synthesis: Accelerating Alignment Algorithm using SDSoC Steven Derrien & Simon Rokicki The objective of this lab is to present how High-Level Synthesis (HLS) can be used to accelerate a given
More informationSPIHT Image Compression on FPGAs
SPIHT Image Compression on FPGAs ABSTRACT Thomas W. Fry IBM Microelectronics Waltham, MA 02138 tom@tomfry.com In this paper we present an implementation of the image compression routine SPIHT in reconfigurable
More informationDetecting Burnscar from Hyperspectral Imagery via Sparse Representation with Low-Rank Interference
Detecting Burnscar from Hyperspectral Imagery via Sparse Representation with Low-Rank Interference Minh Dao 1, Xiang Xiang 1, Bulent Ayhan 2, Chiman Kwan 2, Trac D. Tran 1 Johns Hopkins Univeristy, 3400
More informationHardware Architectures
Hardware Architectures Secret-key Cryptography Public-key Cryptography Cryptanalysis AES & AES candidates estream candidates Hash Functions SHA-3 Montgomery Multipliers ECC cryptosystems Pairing-based
More informationImage Resolution Improvement By Using DWT & SWT Transform
Image Resolution Improvement By Using DWT & SWT Transform Miss. Thorat Ashwini Anil 1, Prof. Katariya S. S. 2 1 Miss. Thorat Ashwini A., Electronics Department, AVCOE, Sangamner,Maharastra,India, 2 Prof.
More informationThe Raster Data Model
The Raster Data Model 2 2 2 2 8 8 2 2 8 8 2 2 2 2 2 2 8 8 2 2 2 2 2 2 2 2 2 Llano River, Mason Co., TX 1 Rasters are: Regular square tessellations Matrices of values distributed among equal-sized, square
More information