LGA vs. BGA: WHAT IS MORE RELIABLE? A2 nd LEVEL RELIABILITY COMPARISON
|
|
- Derick Fletcher
- 6 years ago
- Views:
Transcription
1 LGA vs. BGA: WHAT IS MORE RELIABLE? A2 nd LEVEL RELIABILITY COMPARISON Ahmer Syed and Robert Darveaux Amkor Technology 1900 S. Price Road Chandler, AZ (480) ABSTRACT A recent trend in portable electronics application is towards the use of Land Grid Arrays (BGAs without balls). While the Land Grid Array (LGA) package, with solder joint height of only 2 to 3 mils, offers the advantage of reduced mounted height for the package, the primary driver for its usage is the potential improvement in board level bend and drop performance. However, because of the reduced solder joint height, it is also expected that the thermal cycle performance of this package would degrade substantially compared to a similar package with balls. This paper examines the effect of this ball-less package on the bend and thermal fatigue reliability. Board level reliability tests (bend and thermal cycle) as well as simulations were performed comparing the LGAs with their BGA counterparts. INTRODUCTION Cyclic bending of circuit boards due to repeated key press and drops of portable electronic products during their actual use is becoming a major concern for portable system designers. In both cases, the out of plane displacement of motherboard causes significant stresses in solder joints which may mechanically fail after a few drops or thousands of bend cycles. This is a real failure mechanism which may occur right after a product is purchased or after one or two years of use, as opposed to a more traditional thermal cycle failures which may never occur in the normal use conditions. This has led the portable system designers to use underfill between the package and the board to reduce the stresses on the solder joints. This, however, is considered a temporary fix rather than a long term solution, which will require improvement in both package and motherboard designs. One of the package design improvements being actively considered is Land Grid Array (LGA) package. A Land Grid Array or LGA is an area array package similar to the BGAs but without solder sphere or balls attached to the package. The package is then mounted on the motherboard by printing and reflowing solder paste on the board resulting in solder joint height of 2 to 3 mils as opposed to 8 to 15 mils for a fine pitch BGA package. This not only reduces the overall mounted height of the package (a plus of slim portable electronic products) but has also been thought to improve the board level reliability for cyclic bending and drop. It is also expected that the thermal cycle reliability of the package will decrease because of reduced solder joint height. Although this is a secondary issue, the designer still needs to make sure that the life reduction in thermal cycle is not significant. LGA JOINT RELIABILITY FOR BEND CYCLE Although Land Grid Array packages result in lower mounted height of the package, they are primarily being used or considered for enhancing the board level reliability performance for mechanical loading encountered during key press and drop. To determine if LGAs really improve the joint reliability, finite element analysis was performed on a 8mm-64 lead PBGA type package for both BGA and LGA versions. The ball size for the BGA version was 0.46mm which resulted in a mounted joint height (Cu to Cu) of 0.31mm. For the LGA case, the joint height was reduced to 0.070mm. A linear stress analysis was performed simulating a 3-point bend, as shown in Figure 1, with a span of 90mm and the deflection of 3 mm at the package center. 250 mm 150 mm 200 mm Figure 1: Schematics of 3 and 4-Point cyclic bend test setup. The simulation showed a 2.4X reduction in joint stresses for the case of LGA. The lower stresses in the joint will result not only in improved performance under drop testing when a cell phone is dropped parallel to the circuit board orientation, but also longer life in cyclic mechanical bending resulting from repeated key press actions. To further confirm this behavior, a number of cyclic bend tests were performed comparing both LGA and BGA versions of the same packages
2 In the first test a tape based 6mm, 56 lead, 0.5mm pitch TapeArray package was used. While the standard package had 0.3mm diameter eutectic Sn/Pb balls, the LGA version had no balls attached to the package. However, because of 0.050mm thick tape it was expected that a good solder joint may not be formed during circuit board assembly. Therefore, a paste printing process was first used to fill the openings (via) on the tape, and the package was then reflowed to form solder bumps flushed with the tape surface. This bump x-section is shown in Figure 2. The bumped LGAs as well as the standard BGAs were mounted on a 62x114x0.8mm motherboard using 100 microns thick stencil. The mounted joint x-section is also shown in Figure 2. The 5 assembled units of BGAs and LGAs were then tested in a 3-point bend configuration with a span of 100mm, deflection of 3mm, and the cyclic frequency of 1 Hz. Although the test resulted in trace failures in the circuit board for most units, one LGA package resulted in up to 3X higher joint life, as shown in Figure 3a. failure analysis that the two versions were assembled with a different die size; 13x13mm for the LGA vs. 9.5x9.5mm for the BGA. As is shown in reference [1], this increase in die size will result in about 2X reduction in life under bend cycling. Accounting for this difference, it seems that the joint reliability of LGAs in this case is about the same as their BGA counterpart for this particular package. 100,000 10,000 1,000 BGA (a) LGA Open Symbols = Trace Failures Closed Symbols = Joint Failures 100,000 Pad Solder Bump Tape Figure 2: Non-bumped and bumped section of tape substrate based package. Also shown are the solder joint x- sections after board mount for BGA and LGA. A similar test was also performed on another tape based 12mm, 132 lead flexbga package. Again the openings on the tape were filled by using the via fill process described above. The results of this test, however, showed that LGA joints failed much earlier than the BGA joints, as shown in Figure 3b. As the via fill process was not optimized in these cases, it can be argued that these results may not represent the true behavior of LGA joints in bending. In order to eliminate this effect, a bend cycle comparison was also done on a 15mm,208 lead ChipArray BGA, a laminate substrate based package. Although the solder mask surface is not flushed with the pad surface in this case either, the LGA version was directly mounted on the motherboard without using the via fill process on the package. Also, a 4-point bend configuration was used in this case as shown in Figure 1, and described more in detail elsewhere [1]. The 15 parts for each version (BGA and LGA) were mounted on 0.8mm thick motherboards and were tested using 5mm deflection of inner anvils with the cyclic frequency of 1 Hz. Figure 4 shows the Weibull plot of solder joint failures for both versions of the package, showing about 2X reduction in life for the case of LGA. However, it was later found from 10,000 1,000 BGA LGA BGA LGA (b) Figure 3: Bend Cycle Reliability Comparison for (a) 6mm- 56 lead TapeArray and (b) 12mm-132 lead flexbgas. The above results for bend cycle show that the solder joint reliability of an LGA is dependent on the package type and size and maybe as good or worse than that for a similar package in BGA version. The data gathered so far shows life improvement for a smaller package only. LGA JOINT RELIABILITY FOR TEMPERATURE CYCLE Although temperature cycle failures for a portable products where LGA is most likely to be used are not of primary concern for system designers, the system still needs to be designed to meet the minimum reliability requirements for temperature cycle environment. This raises a concern for LGA reliability because of the reduced solder joint standoff height. In order to investigate their effect on thermal cycle performance of solder joints, a number of simulations and tests were performed comparing LGAs with their BGA counterparts
3 mm-208, 0.8mm Pitch Packages Weibull CABGA This assumption has been shown to be valid as it does not significantly effect the creep response of the critical joint [2]. Cummulative % Failed F=15 S=0 CA-LGA F=9 S=6 In the second step a very refined model of the critical solder joint is generated accounting for the correct shape and dimensions. The dimensions are either measured from the cross-sections, wherever available, or calculated by a mathematical formula with the conservation of volume as the input. A representative package and solder joint model is shown in Figure β1=3.9, η1= , ρ=0.9 β2=6.4, η2= , ρ=0.9 Figure 4: Weibull Plot of failure distribution for 15mm,208 lead ChipArray BGA and LGA from 4-point bend test. Life Prediction for Thermal Cycle The simulations were performed using a life prediction approach that involves 3 dimensional finite element modeling including creep of eutectic Sn/Pb solder. For any package, either a 1/8th or a 1/4th symmetric, 3-D model is generated using solid elements including all the relevant details of the package. Temperature dependent and nonlinear material properties are used wherever applicable. However, the material properties are assumed as linear, temperature independent if the material behavior is only slightly nonlinear or temperature dependent within the range of loading conditions. This assumption improves the analysis efficiency as it allows the use of sub-structuring technique. In the first step of the analysis the model of the package as mounted on the circuit board is first analyzed for 100 o C rise of temperature to determine the location of joints with maximum shear strain. Since the purpose of this model is only to locate the critical joint, a relatively coarse mesh is used with rectangular column shape for the solder joints. Once this joint is located, the elements associated with this joint along with the interfacing package and board elements are removed from the model and the rest of the model is analyzed as a substructure with unit temperature increase. This creates a super-element which is subsequently used in the detailed nonlinear analysis of the critical solder joint. The use of sub-structuring results in greater than 10X reduction in analysis time and is a very efficient technique if most of the model contains materials with linear material properties. It should be noted that any material with significant temperature dependent behavior within the temperature range of interest is not a part of the substructure. Although solder behavior is very temperature dependent also, the non-critical joints are included in the substructure. The modulus of these joints is artificially lowered to 1000 MPa to account for the creep behavior. Figure 5: Finite element representation of a typical global package model and local joint model. Since creep occurs in eutectic Sn/Pb solder even at 40 o C, the following constitutive equation is used to simulate this behavior [3, 4]. ε s. s. cr. εs. s. cr. = = εgbs + εmc σ σ x D + x D E( T ) E( T ) The above equation describes two different steady state creep mechanisms and is not a standard form of creep equation in ANSYS or ABAQUS finite element analysis software. However, it has been successfully implemented in both of these software as a user subroutine, and can be made available by contacting the author. The detailed solder joint model was then analyzed using the relevant temperature cycle condition. The analysis results in accumulated volume averaged creep strain, separated into two parts described by the above equation. Finally, the post processing of results for a 25 microns thick layer of solder at package or PCB interface results in the predicted cycles to mean failure by using the following equation for both interfaces. N f ( 0.02ε ε ) 1 = gbs mc Where N f = Cycles to Mean Failure or N50, and ε gbs and ε mc = Volume Averaged Accumulated Creep Strain per Cycle for the two mechanisms. The life prediction model described above has been correlated with more than 60 test data points from leadless ceramic chip carriers to leaded QFPs as well as flip chips 00003
4 and BGA packages. The prediction accuracy is mostly ±25%, as shown in Figure 6. Cycles to Mean Failure (Predictions) PBGAs LCCCs QFPs Flip C hips * PBGAs - Motorola TS OPs * Master 2X Above 2X Below 25% Above 25% Below Open Symbols : Model Development Closed Symbols : Model Validation * Unpublished Test Data Test Data & Predictions Scaled by the Same Factor Cycles to M ean Failure (Test) Figure 6: Life Prediction Model Correlation. Junction Temperature Rise, o C FEA model Test Time, sec Figure 7: Transient Heat transfer response for 7mm,MLF package, 0.75W, 0m/s. Life Prediction Method for Power Cycle The approach can easily be implemented for power cycle applications also. The only difference is that while in temperature cycle case a uniform temperature is assumed for the whole model, the temperature distribution for power cycle needs to be determined by first performing a transient heat transfer analysis on the model for a given power dissipation. The temperature distribution is then used in stress analysis to determine the mean life as described above. The accuracy of prediction for power cycle is expected to be the same as for thermal cycle if the heat transfer simulations are accurate. Figure 7 shows a comparison of transient response of a package from test and simulation. As can be seen, the model predictions are very accurate with an error of only 2%. Clearly with this much accuracy in thermal analysis the time temperature response of the package as well as the reliability of solder joints under power cycle conditions can accurately be predicted. The life prediction methodology described above was used for a number of packages to investigate the effect of LGA version on solder joint reliability. BGA/LGA Comparison A 8mm, 64 lead ChipArray package with 3.2mm square die was used as the first case to compare the solder joint reliability under temperature cycling. The solder joint height was 0.31mm (for 0.46mm ball) and 0.07mm for BGA and LGA case respectively. The simulations were performed for a 40 to 125 o C, 2 cycles/hour temperature cycle. The mean life for the BGA case was predicted to be 2860 cycles for a 0.8mm thick motherboard which compares very well with the actual test data of 2740 cycles. The simulations for the LGA version of the same package surprisingly predicted the mean life to be 3560 cycles, a 25% improvement compared to the BGA version! The above result is contrary to the conventional thinking that the solder joint life is proportional to the joint height. To investigate this further, a number of analyses were performed where the joint height was decreased while keeping the pad sizes and joint shape constant. The results are plotted in Figure 8 which shows that the life remained almost the same for joint height of 0.31, 0.23, and 0.15mm respectively but started to increase as the height is further reduced. To further understand this phenomenon, a linear stress analysis was performed on the BGA and LGA versions to determine different strain components. The results, listed in Table 1, indicate that while the shear strain component remained almost the same for both cases, the tensile component of strain was reduced by 25% for the case of LGA. More importantly, it should be noted that the tensile component of strains was significantly higher than the shear component, indicating a dominance of bending over shear during temperature cycling of this package. Table 1: Strain Components for BGA and LGA Joint Height (mm) Tensile Strain Shear Strain 0.31 (BGA) 0.50% 0.17% 0.07 (LGA) 0.37% 0.18% Figure 8: Solder joint life prediction as a function of joint height. This is an important result which cannot be predicted if only pure shear assumption is used in solder joint life prediction methodology. In reality, both bending and shearing occurs 0.15 Joint Height - Cu to Cu (mm) Predicted Mean Life (Cycles) 00004
5 during temperature cycling. Depending upon the assembly stiffness (die/package size ratio, modulus, thickness) of a package, the bending component may actual dominate over shear. As bending adds compliance to the system the reliability will be higher if bending is allowed to occur compared to the case where only pure shear condition exists. A further proof of this is the reliability of single sided vs double sided mirror assemblies such as in Memory Cards. It has generally been observed and published [5] that the solder joint reliability for symmetric mirror assemblies (pure shear) is reduced by 50% compared to the single sided assembly (bending and shear) of the same package. The dominance of bending, as well as the lower tensile stress in case of LGA resulted in higher predicted life for the LGA version of this package. The higher life for the LGA was also confirmed through actual testing of a 6mm,56 lead TABGA (tape based) part. Figure 9 shows the Weibull plot of failures for 40 to 125 o C cycle for both LGA and BGA version of this package. Although the first failure occur slightly earlier in case of LGA (1214 vs 1296 cycles), its mean life is slightly better than that of BGA. Also note that the second failure for the LGA occurred at 1545 cycles, a gap of 330 cycles between the first and the second failure. As this tape based package was solder bumped by a non optimized via fill process, it is conceivable that the first failure may occur later for a controlled process and the reliability may actually be better for LGA from the comparison of first failure also. Tests are being conducted on the 8mm,64 lead package also and as of this writing 1500 cycles have been completed for both BGA and LGA version without any failure. Cummulative % Failed mm-56 TA BGA vs. LGA Weibull BGA β1=8.9, η1=1921.4, ρ=1.0 β2=5.5, η2=2149.0, ρ=1.0 F=14 S=16 LGA F=5 S=8 die size of 8.5mm sq. For a 0 to 100 o C temperature cycle, the reliability of LGA joints (Mean Life = 1625 cycles) was predicted to be about 50% lower compared to the BGA version of the same package (Mean Life = 3310 cycles). This indicates that the LGA joint is not more reliable than its BGA counterpart in every case and the actual reliability is a strong function of package stiffness. Again, this was confirmed by actual testing of a 16mm, 280 lead flexbga package. The Weibull plot, shown in Figure 10, indicates a 40 percent reduction in life for the LGA version of the same package with the same cycling condition. It should also be noted that higher life for LGA was also observed on a ceramic substrate based package [6] where a trend reversal has also been predicted depending upon the stiffness of package. Cummulative % Failed mm-280 LGA vs. BGA β1=28.5, η1=2102.8, ρ=0.9 β2=11.3, η2=1447.0, ρ=1.0 Weibull 16mm-280-BGA F=8 S=22 16mm-280-LGA F=24 S=1 Figure 10: Weibull plot of thermal cycle failure distribution for BGA and LGA versions of 16mm-280 lead flexbga package. SMD vs NSMD Pad Typically in BGA packages the solder pad on the package is defined by the opening in the solder mask. This is commonly referred to as the solder mask defined (SMD) pad configuration. One of the reasons for this pad configuration is the higher solder ball shear strength. The ball shear values are typically lower and less repeatable in case of metal defined or non solder mask defined (NSMD) pads due to lifting or tearing of the pad itself in some cases. For LGAs, however, this is not a factor as there is no balls in these packages, and NSMD pads can be used. Figure 9: Weibull plot of thermal cycle failure distribution for BGA and LGA versions of 6mm-56 lead TABGA. To investigate the effect of package assembly stiffness on the solder joint reliability of LGA, further predictions were performed on a 17mm, 256 lead flexbga package with a Figure 11: Cross-sectional joint shape for SMD and NSMD defined pads on LGA package substrate
6 The NSMD pad can significantly increase the thermal cycle reliability of LGAs and was predicted for the 8mm,64 lead ChipArray LGA. For the same pad size, the joint resulting from NSMD pad, shown in Figure 11, was predicted to have a mean life of 12,650 cycles. This is about 3.5X higher than that for SMD Pad. This level of increase has also been shown from actual testing for BGA packages with NSMD pads [7]. [7] Mawer, A., et al, The Effect of PBGA Solder Pad Geometry on Solder Joint Reliability, proceedings of SMI 96, pp It should be noted that the NSMD pad may not result in higher life for bend cycle if the failure occurs on the board side of the joint. It is also possible that excessive bending may result in pad tearing or lift off from the package substrate for NSMD pads. SUMMARY AND CONCLUSIONS The data from both simulations and testing presented in this paper indicates that the solder joint reliability of LGAs is a strong function of package stiffness. It is shown that the 2 nd level reliability of LGA packages for bend cycle may not be higher than that of its BGA counterpart in all cases. More surprisingly, it is shown that the thermal cycle performance may actually be better for LGA joint for some package configurations. The test and prediction data presented in this paper also shows the robustness of the prediction methodology and how it can used for different design and test conditions. ACKNOWLEDGEMENT The authors wish to thank Larry Barker and Ezekiel Bucheit for making samples and conducting the actual tests. Special thanks go to Billy Oyler and Andrew Mawer of Motorola for some of the tests reported here. Finally, the help of Sean Duggan, Xing An Wong, and Bruce Guenin for thermal test and analysis is greatly appreciated. REFERENCES [1] Darveaux, R., and Syed, A., Reliability of Area Array Solder Joints in Bending, to be presented in SMTA, [2] Syed, A., A Review of Finite Element Methods for Solder Joint Analysis, proceedings of Experimental/Numerical Methods in Electronic Packaging, Vol. 1, SEM, 1996, pp [3] Wong, B., Helling, D. E., and Clark, R. W., A Creep- Rupture Model for Two-Phase Eutectic Solders, IEEE CHMT-11,No.3, pp , [4] Syed, A. R., Factors Affecting Creep-Fatigue Interaction in Eutectic Sn/Pb Solder Joints, Advances in Electronic Packaging 1997, InterPack97, pp , [5] Darveaux, R., Optimizing the Reliability of Thin Small Outline Package (TSOP) Solder Joints, Advances in Electronic Packaging, ASME 1995, pp [6] Maeda, K. et al, The Application of HITCE Ceramic Material for LGA-type Chip Scale Package, 50 th ECTC, 2000, pp
7 ( search... All Go SMTA International Conference Proceedings LGA vs. BGA: WHAT IS MORE RELIABLE? A 2ND LEVEL RELIABILITY COMPARISON Authors: Ahmer Syed and Robert Darveaux Company: Amkor Technology Date Published: 9/24/2000 Conference: SMTA International Abstract: A recent trend in portable electronics application is towards the use of Land Grid Arrays (BGAs without balls). While the Land Grid Array (LGA) package, with solder joint height of only 2 to 3 mils, offers the advantage of reduced mounted height for the package, the primary driver for its usage is the potential improvement in board level bend and drop performance. However, because of the reduced solder joint height, it is also expected that the thermal cycle performance of this package would degrade substantially compared to a similar package with balls. This paper examines the effect of this ball-less package on the bend and thermal fatigue reliability. Board level reliability tests (bend and thermal cycle) as well as simulations were performed comparing the LGAs with their BGA counterparts
Measurement and Prediction of Reliability for Double-Sided Area Array Assemblies
Measurement and Prediction of Reliability for Double-Sided Area Array Assemblies Anthony Primavera, Ph.D. Mike Meilunas Universal Instruments Corporation Binghamton, NY James M. Pitarresi, Ph.D. Shiva
More informationTOOLS TO ASSESS THE ATTACHMENT RELIABILITY OF MODERN SOLDERED ASSEMBLIES (BGA, CSP...)
TOOLS TO ASSESS THE ATTACHMENT RELIABILITY OF MODERN SOLDERED ASSEMBLIES (BGA, CSP...) by Jean-Paul Clech, EPSI Inc., Montclair, NJ, USA, (973)746-3796, jpclech@aol.com [Paper appeared in Proceedings,
More informationBoard Design Guidelines for Intel Programmable Device Packages
Board Design Guidelines for Intel Programmable Device Packages AN-114 2017.02.24 Subscribe Send Feedback Contents Contents 1 Board Design Guidelines for Intel Programmable Device Packages...3 1.1 Overview
More informationMicro to Macro Thermo- Mechanical Simulation of Wafer Level Packaging
Chang-An Yuan Research Assistant Kou-Ning Chiang Professor e-mail: knchiang@pme.nthu.edu.tw Department of Power Mechanical Engineering, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Rd., HsinChu
More informationLEADLESS FLIP CHIP PLGA FOR NETWORKING APPLICATIONS
As originally published in the SMTA Proceedings LEADLESS FLIP CHIP PLGA FOR NETWORKING APPLICATIONS Andrew Mawer, Tara Assi, Steve Safai and Trent Uehling NXP Semiconductors N.V. Austin, TX, USA andrew.mawer@nxp.com
More informationBOARD LEVEL RELIABILITY COMPARISON OF BGA AND LGA PACKAGES MOUNTED TO AN LGA FOOTPRINT MOTHERBOARD
As originally published in the SMTA Proceedings. BOARD LEVEL RELIABILITY COMPARISON OF BGA AND LGA PACKAGES MOUNTED TO AN LGA FOOTPRINT MOTHERBOARD Robert Darveaux, Howard Chen, Shaul Branchevsky, Bhuvaneshwaran
More informationAkrometrix Testing Applications
Akrometrix Optical Techniques: Akrometrix Testing Applications Three full-field optical techniques, shadow moiré, digital image correlation (DIC), and fringe projection (performed by the DFP) are used
More informationSimulation Model Development for Solder Joint Reliability for High Performance FBGA Assemblies
Simulation Model Development for Solder Joint Reliability for High Performance FBGA Assemblies Haiyu Qi 1, Mikyoung Lee 1, Michael Osterman 1 Kyujin Lee 2, Seyong Oh 2 Tim Schmidt 3 1 CALCE Electronic
More informationSFC05-4 ChipClamp ΤΜ Flip Chip TVS Diode Array PRELIMINARY Features
Description The SFC05-4 is a quad flip chip TVS array. They are state-of-the-art devices that utilize solid-state siliconavalanche technology for superior clamping performance and DC electrical characteristics.
More informationReliability Study of Bottom Terminated Components
Reliability Study of Bottom Terminated Components Jennifer Nguyen, Hector Marin, David Geiger, Anwar Mohammed, and Murad Kurwa Flextronics International 847 Gibraltar Drive Milpitas, CA, USA Abstract Bottom
More informationAssembly Process Development for Chip-Scale and Chip-Size µbga
Assembly Process Development for Chip-Scale and Chip-Size µbga Vern Solberg Tessera, Inc. San Jose, California USA Abstract Chip-scale package families for silicon products as well as miniature discrete
More informationThermo Mechanical Modeling of TSVs
Thermo Mechanical Modeling of TSVs Jared Harvest Vamsi Krishna ih Yaddanapudi di 1 Overview Introduction to Through Silicon Vias (TSVs) Advantages of TSVs over wire bonding in packages Role of TSVs in
More informationApplication Note AN-1028 Design, Integration and Rework Guidelines for BGA and LGA Packages
Application Note AN-1028 Design, Integration and Rework Guidelines for BGA and LGA Packages Table of Contents Page Design considerations...2 Substrate...2 PCB layout...2 Solder mask openings...3 Terminations...4
More informationE-tec Socketing solutions for BGA, LGA, CGA, CSP, MLF & Gullwing chips
E-tec Socketing solutions for BGA, LGA, CGA, CSP, MLF & Gullwing chips Available contact styles: Elastomer interposers (10 Ghz & more) Probe pin sockets (generally below 5 Ghz) Other interposer styles
More informationApplication Note 5363
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Lead-free Surface Mount Assembly Application Note 5363 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More information2D Finite Element Analysis ofigbt Solder Joint
2D Finite Element Analysis ofigbt Solder Joint Hua Lui", Chris Bailey Department of Mathematical Sciences, University of Greenwich 30 Park Row, London, SElO 9L S, UK. Email: H.Lu@gre.ac.uk Abstract-2D
More informationSFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features
Description The SFC2282-50 is a low pass T-filter with integrated TVS diodes. It is designed to provide bidirectional filtering of EMI/RFI signals and electrostatic discharge (ESD) protection in portable
More informationModularized & parametric modeling methodology.
Modularized & parametric modeling methodology. Active Device Passive Device Vias Foot print Lid Wall floor PWB Ceramic Taxonomy Technique Mechanical Component Library Analysis model Thermal Structural
More informationAssembly Considerations for Linear Technology Module TM BGA Packages. July
Assembly Considerations for Linear Technology Module TM BGA Packages July 2012 Package Construction PCB Design Guidelines Outline Moisture Sensitivity, Pack, Ship & Bake Board Assembly Process Screen Print
More informationEffect of Substrate Flexibility on Solder Joint Reliability
CHAPTER IV Effect of Substrate Flexibility on Solder Joint Reliability 4.1 Introduction Flex substrate is very popular in electronics industry. Flex circuit packaging, a wellestablished technology that
More informationVisit the following websites to learn more about this book:
Visit the following websites to learn more about this book: 6 Introduction to Finite Element Simulation Historically, finite element modeling tools were only capable of solving the simplest engineering
More informationApplication Note AN-289
BGA 256-pin Routing Application Note AN-289,QWURGXFWLRQ By Paul Snell and John Afonasiev IDT uses the 256 PBGA package for several of its products. Although creating an optimal layout with a PBGA package
More informationInnovative 3D Structures Utilizing Wafer Level Fan-Out Technology
Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology JinYoung Khim #, Curtis Zwenger *, YoonJoo Khim #, SeWoong Cha #, SeungJae Lee #, JinHan Kim # # Amkor Technology Korea 280-8, 2-ga, Sungsu-dong,
More informationES 128: Computer Assignment #4. Due in class on Monday, 12 April 2010
ES 128: Computer Assignment #4 Due in class on Monday, 12 April 2010 Task 1. Study an elastic-plastic indentation problem. This problem combines plasticity with contact mechanics and has many rich aspects.
More informationGlobal to Local Model Interface for Deepwater Top Tension Risers
Global to Local Model Interface for Deepwater Top Tension Risers Mateusz Podskarbi Karan Kakar 2H Offshore Inc, Houston, TX Abstract The water depths from which oil and gas are being produced are reaching
More informationPatented socketing system for the BGA/CSP technology
Patented socketing system for the BGA/CSP technology Features: ZIF handling & only 40 grams per contact after closing the socket Sockets adapt to all package styles (at present down to 0.40mm pitch): Ceramic
More informationRelease Notes Version 5
Release Notes Version 5 Version 5.1 (2017-01-31) Solder Joint Fatigue Calculix Support for Column Grid Array (CGA) modeling for Solder Joint Fatigue FEA analysis and the Solder Fatigue tool has been added
More informationIntroduction Overview Of Intel Packaging Technology
1 1.1 Overview Of Intel Packaging Technology As semiconductor devices become significantly more comple, electronics designers are challenged to fully harness their computing power. Transistor count in
More informationBiography of Authors. September 5, 2014 ASTR 2014, Sep 10-12, St. Paul, MN 1
Biography of Authors Jingshi Meng is a PhD candidate from CALCE (Center for Advanced Life Cycle Engineering), University of Maryland. His doctoral research, advised by Professor Abhijit Dasgupta, focuses
More informationChapter 1 Introduction of Electronic Packaging
Chapter 1 Introduction of Electronic Packaging 1 Introduction of Electronic Packaging 2 Why Need Package? IC Foundry Packaging house Module Sub-system Product 3 Concept of Electric Packaging 4 Moore s
More informationDesign Optimization of Robotic Arms
Design Optimization of Robotic Arms 1. Prof. L. S Utpat Professor, Mechanical Engineering Dept., MMCOE, Pune -52 Pune University, Maharashtra, India 2. Prof. Chavan Dattatraya K Professor, Mechanical Engineering
More informationCHAPTER 4 INCREASING SPUR GEAR TOOTH STRENGTH BY PROFILE MODIFICATION
68 CHAPTER 4 INCREASING SPUR GEAR TOOTH STRENGTH BY PROFILE MODIFICATION 4.1 INTRODUCTION There is a demand for the gears with higher load carrying capacity and increased fatigue life. Researchers in the
More informationAssembly Considerations for Analog Devices Inc., µmodule TM LGA Packages AUGUST 2018
Assembly Considerations for Analog Devices Inc., µmodule TM LGA Packages AUGUST 2018 1 Outline Outline Package Construction PCB Design Guidelines Moisture Sensitivity, Pack, Ship & Bake Board Assembly
More informationKrzysztof Dabrowiecki, Probe2000 Inc Southwest Test Conference, San Diego, CA June 08, 2004
Structural stability of shelf probe cards Krzysztof Dabrowiecki, Probe2000 Inc Southwest Test Conference, San Diego, CA June 08, 2004 Presentation Outline Introduction Objectives Multi die applications
More informationPackage (1C) Young Won Lim 3/20/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationSet No. 1 IV B.Tech. I Semester Regular Examinations, November 2010 FINITE ELEMENT METHODS (Mechanical Engineering) Time: 3 Hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks
More informationIT3D(M)-300S-BGA (37) Lead-Free THERMAL CYCLING TEST REPORT
TR066E-018 ITD(M)-00S-BGA (7) Lead-Free THERMAL CYCLING TEST REPORT - Post 6000 Cycles Report - APPROVED TY.ARAI Nov. 18, 009 CHECKED TM.MATSUO Nov. 17, 009 CHARGED TY.TAKADA Nov. 17, 009 HIROSE ELECTRIC
More informationPackage (1C) Young Won Lim 3/13/13
Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published
More informationCorrelated Model For Wafer Warpage Prediction of Arbitrarily Patterned Films
2018 IEEE 68th Electronic Components and Technology Conference Correlated Model For Wafer Warpage Prediction of Arbitrarily Patterned Films Gregory T. Ostrowicki gtostrowicki@ti.com Siva P. Gurum sgurrum@ti.com
More informationDesign and Assembly Process Implementation for BGAs
ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC October 25, 2000 Users of this standard
More informationASSEMBLY YIELD MODEL FOR AREA ARRAY PACKAGES
ASSEMBLY YIELD MODEL FOR AREA ARRAY PACKAGES SanJay Sharma Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the
More information3D Finite Element Software for Cracks. Version 3.2. Benchmarks and Validation
3D Finite Element Software for Cracks Version 3.2 Benchmarks and Validation October 217 1965 57 th Court North, Suite 1 Boulder, CO 831 Main: (33) 415-1475 www.questintegrity.com http://www.questintegrity.com/software-products/feacrack
More informationImprovement of ELK Reliability in Flip Chip Packages using Bond-on-Lead (BOL) Interconnect Structure
Improvement of ELK Reliability in Flip Chip Packages using Bond-on-Lead (BOL) Interconnect Structure by Eric Ouyang, MyoungSu Chae, Seng Guan Chow, Roger Emigh, Mukul Joshi, Rob Martin, Raj Pendse STATS
More informationTHREE-DIMENSIONAL VS. TWO-DIMENSIONAL FINITE ELEMENT MODELING OF FLIP CHIP PACKAGES
THREE-DIMENSIONAL VS. TWO-DIMENSIONAL FINITE ELEMENT MODELING OF FLIP CHIP PACKAGES Qizhou Yao and Jianmin Qu G.W. Woodruff School of Mechanical Engineering Georgia Institute of Technology Atlanta, GA
More information2: Static analysis of a plate
2: Static analysis of a plate Topics covered Project description Using SolidWorks Simulation interface Linear static analysis with solid elements Finding reaction forces Controlling discretization errors
More informationExercise 2: Mesh Resolution, Element Shapes, Basis Functions & Convergence Analyses
Exercise 2: Mesh Resolution, Element Shapes, Basis Functions & Convergence Analyses Goals In this exercise, we will explore the strengths and weaknesses of different element types (tetrahedrons vs. hexahedrons,
More informationANSYS Workbench Guide
ANSYS Workbench Guide Introduction This document serves as a step-by-step guide for conducting a Finite Element Analysis (FEA) using ANSYS Workbench. It will cover the use of the simulation package through
More informationOptimizing Flip Chip Substrate Layout for Assembly
Optimizing Flip Chip Substrate Layout for Assembly Pericles Kondos, Peter Borgesen, Dan Blass, and Antonio Prats Universal Instruments Corporation Binghamton, NY 13902-0825 Abstract Programs have been
More informationCHAPTER 4. Numerical Models. descriptions of the boundary conditions, element types, validation, and the force
CHAPTER 4 Numerical Models This chapter presents the development of numerical models for sandwich beams/plates subjected to four-point bending and the hydromat test system. Detailed descriptions of the
More informationTutorial 1: Welded Frame - Problem Description
Tutorial 1: Welded Frame - Problem Description Introduction In this first tutorial, we will analyse a simple frame: firstly as a welded frame, and secondly as a pin jointed truss. In each case, we will
More informationBGA Variable Pitch and Array Board
BGA Variable Pitch and Array Board Mix and match components to configure your custom kit. Practical Components is now offering a one-of-a-kind BGA Variable Pitch and Array PC Board. Each board contains
More informationFB-MULTIPIER vs ADINA VALIDATION MODELING
FB-MULTIPIER vs ADINA VALIDATION MODELING 1. INTRODUCTION 1.1 Purpose of FB-MultiPier Validation testing Performing validation of structural analysis software delineates the capabilities and limitations
More informationNumerical analysis on thermal characteristics for chip scale package by integrating 2D/3D models
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING: ELECTRONIC NETWORKS, DEVICES AND FIELDS Int. J. Numer. Model. 2009; 22:43 55 Published online 1 September 2008 in Wiley InterScience (www.interscience.wiley.com)..694
More informationCoupled Analysis of FSI
Coupled Analysis of FSI Qin Yin Fan Oct. 11, 2008 Important Key Words Fluid Structure Interface = FSI Computational Fluid Dynamics = CFD Pressure Displacement Analysis = PDA Thermal Stress Analysis = TSA
More informationSOLDER LIFE PREDICTION IN A THERMAL ANALYSIS SOFTWARE ENVIRONMENT
SOLDER LIFE PREDICTION IN A THERMAL ANALYSIS SOFTWARE ENVIRONMENT Matt Warner, John Parry Flomerics Limited Bridge Road, Hampton Court Surrey, UK Email: matt.warner@flomerics.co.uk Chris Bailey, Hua Lu
More informationCHAPTER 6 EXPERIMENTAL AND FINITE ELEMENT SIMULATION STUDIES OF SUPERPLASTIC BOX FORMING
113 CHAPTER 6 EXPERIMENTAL AND FINITE ELEMENT SIMULATION STUDIES OF SUPERPLASTIC BOX FORMING 6.1 INTRODUCTION Superplastic properties are exhibited only under a narrow range of strain rates. Hence, it
More informationRelease Notes Version 5
Release Notes Version 5 Version 5.2 (2017-05-01) IPC-2581 File Support Sherlock now supports IPC-2581 file import, as provided by the IPC-2581 Consortium. Entire circuit card definitions can be imported
More informationModule 1.5: Moment Loading of a 2D Cantilever Beam
Module 1.5: Moment Loading of a D Cantilever Beam Table of Contents Page Number Problem Description Theory Geometry 4 Preprocessor 7 Element Type 7 Real Constants and Material Properties 8 Meshing 9 Loads
More informationApplication of Finite Volume Method for Structural Analysis
Application of Finite Volume Method for Structural Analysis Saeed-Reza Sabbagh-Yazdi and Milad Bayatlou Associate Professor, Civil Engineering Department of KNToosi University of Technology, PostGraduate
More informationCHAPTER 5 RANDOM VIBRATION TESTS ON DIP-PCB ASSEMBLY
117 CHAPTER 5 RANDOM VIBRATION TESTS ON DIP-PCB ASSEMBLY 5.1 INTRODUCTION Random vibration tests are usually specified as acceptance, screening and qualification tests by commercial, industrial, and military
More informationFinal project: Design problem
ME309 Homework #5 Final project: Design problem Select one of the analysis problems listed below to solve. Your solution, along with a description of your analysis process, should be handed in as a final
More informationSIMULATION CAPABILITIES IN CREO
SIMULATION CAPABILITIES IN CREO Enhance Your Product Design with Simulation & Using digital prototypes to understand how your designs perform in real-world conditions is vital to your product development
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE
More informationPREDICTIVE AND ANALYTICAL METHODS FOR RAPIDLY ASSESSING THE RELIABILITY OF COMMERCIAL ELECTRONIC PACKAGING FOR MILITARY/INDUSTRIAL ENVIRONMENTS
PREDICTIVE AND ANALYTICAL METHODS FOR RAPIDLY ASSESSING THE RELIABILITY OF COMMERCIAL ELECTRONIC PACKAGING FOR MILITARY/INDUSTRIAL ENVIRONMENTS S. Rahman, K. K. Choi, T. Zhang, and J. Tang Center for Computer-Aided
More informationThe part to be analyzed is the bracket from the tutorial of Chapter 3.
Introduction to Solid Modeling Using SolidWorks 2007 COSMOSWorks Tutorial Page 1 In this tutorial, we will use the COSMOSWorks finite element analysis (FEA) program to analyze the response of a component
More informationAdaptive Power Blurring Techniques to Calculate IC Temperature Profile under Large Temperature Variations
Adaptive Techniques to Calculate IC Temperature Profile under Large Temperature Variations Amirkoushyar Ziabari, Zhixi Bian, Ali Shakouri Baskin School of Engineering, University of California Santa Cruz
More informationSurvey of Circuit Board Warpage During Reflow
Survey of Circuit Board Warpage During Reflow Michael J. Varnau Delphi Electronics & Safety 8/20/07 Table of Contents Overview of Goals & Objectives Overview of uct Initial Circuit Board Characterization
More informationME 475 FEA of a Composite Panel
ME 475 FEA of a Composite Panel Objectives: To determine the deflection and stress state of a composite panel subjected to asymmetric loading. Introduction: Composite laminates are composed of thin layers
More informationINPAQ Global RF/Component Solutions
TEA10201V05A0 Specification Product Name Series Part No ESD Guard TM TEA Series (Thin Film Air Gap) TEA10201V05A0 Size EIA 0201 TEA10201V05A0 Engineering Specification 1. Scope This specification is applied
More informationCeramic Surface Mount Mounting Pad Dimensions and Considerations
25111 eramic Surface Mount Mounting Pad imensions and onsiderations The objective of this document is to introduce the IP-SM-782 methodology for solder reflow land patterns. The methodology will be extended
More informationIJMH - International Journal of Management and Humanities ISSN:
EXPERIMENTAL STRESS ANALYSIS SPUR GEAR USING ANSYS SOFTWARE T.VADIVELU 1 (Department of Mechanical Engineering, JNTU KAKINADA, Kodad, India, vadimay28@gmail.com) Abstract Spur Gear is one of the most important
More informationANALYSIS AND MEASUREMENT OF SCARF-LAP AND STEP-LAP JOINT REPAIR IN COMPOSITE LAMINATES
16 TH INTERNATIONAL CONFERENCE ON COMPOSITE MATERIALS ANALYSIS AND MEASUREMENT OF SCARF-LAP AND STEP-LAP JOINT REPAIR IN COMPOSITE LAMINATES David H. Mollenhauer*, Brian Fredrickson*, Greg Schoeppner*,
More informationSolder Reflow Guide for Surface Mount Devices
April 2008 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
More informationA Computational Study of Local Stress Intensity Factor Solutions for Kinked Cracks Near Spot Welds in Lap- Shear Specimens
A Computational Study of Local Stress ntensity Factor Solutions for Kinked Cracks Near Spot Welds in Lap- Shear Specimens D.-A. Wang a and J. Pan b* a Mechanical & Automation Engineering, Da-Yeh University,
More informationModule 1.6: Distributed Loading of a 2D Cantilever Beam
Module 1.6: Distributed Loading of a 2D Cantilever Beam Table of Contents Page Number Problem Description 2 Theory 2 Geometry 4 Preprocessor 7 Element Type 7 Real Constants and Material Properties 8 Meshing
More informationDESIGN & ANALYSIS OF CONNECTING ROD OF FORMING AND CUTTING DIE PILLAR STATION OF VACUUM FORMING MACHINE
Research Paper ISSN 2278 0149 www.ijmerr.com Vol. 3, No. 3, July, 2014 2014 IJMERR. All Rights Reserved DESIGN & ANALYSIS OF CONNECTING ROD OF FORMING AND CUTTING DIE PILLAR STATION OF VACUUM FORMING MACHINE
More informationModelling Flat Spring Performance Using FEA
Modelling Flat Spring Performance Using FEA Blessing O Fatola, Patrick Keogh and Ben Hicks Department of Mechanical Engineering, University of Corresponding author bf223@bath.ac.uk Abstract. This paper
More informationRelease Highlights. Software Version 6.1 December 27, Copyright 2018 DfR Solutions All rights reserved
Release Highlights Software Version 6.1 December 27, 2018 Copyright 2018 DfR Solutions All rights reserved 9000 Virginia Manor Rd. Suite 290 Beltsville, MD 20705 301.474.0607 dfrsolutions.com sherlock.dfrsolutions.com
More informationAssignment in The Finite Element Method, 2017
Assignment in The Finite Element Method, 2017 Division of Solid Mechanics The task is to write a finite element program and then use the program to analyse aspects of a surface mounted resistor. The problem
More informationSherlock User Guide User Data Files
Sherlock User Guide User Data Files Background Sherlock uses a collection of data files that define various properties used for data gathering and analysis. These data files are usually sufficient to handle
More informationEmbedded Reinforcements
Embedded Reinforcements Gerd-Jan Schreppers, January 2015 Abstract: This paper explains the concept and application of embedded reinforcements in DIANA. Basic assumptions and definitions, the pre-processing
More informationA Comparison of the Computational Speed of 3DSIM versus ANSYS Finite Element Analyses for Simulation of Thermal History in Metal Laser Sintering
A Comparison of the Computational Speed of 3DSIM versus ANSYS Finite Element Analyses for Simulation of Thermal History in Metal Laser Sintering Kai Zeng a,b, Chong Teng a,b, Sally Xu b, Tim Sublette b,
More informationSpotweld Failure Prediction using Solid Element Assemblies. Authors and Correspondence: Abstract:
Spotweld Failure Prediction using Solid Element Assemblies Authors and Correspondence: Skye Malcolm Honda R&D Americas Inc. Email smalcolm@oh.hra.com Emily Nutwell Altair Engineering Email enutwell@oh.hra.com
More informationRClamp7528T. Ultra Low Capacitance TVS Array. PRELIMINARY Features. PROTECTION PRODUCTS - RailClamp Description. Mechanical Characteristics
- RailClamp Description RailClamp TVS arrays are ultra low capacitance ESD protection devices designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive
More informationPackaging Technology for Image-Processing LSI
Packaging Technology for Image-Processing LSI Yoshiyuki Yoneda Kouichi Nakamura The main function of a semiconductor package is to reliably transmit electric signals from minute electrode pads formed on
More informationASME Verification and Validation Symposium May 13-15, 2015 Las Vegas, Nevada. Phillip E. Prueter, P.E.
VVS2015-8015: Comparing Closed-Form Solutions to Computational Methods for Predicting and Validating Stresses at Nozzle-to-Shell Junctions on Pressure Vessels Subjected to Piping Loads ASME Verification
More informationMicro SMD Wafer Level Chip Scale Package
Micro SMD Wafer Level Chip Scale Package CONTENTS Package Construction Key attributes for micro SMD 4, 5, and 8 bump Smallest Footprint Micro SMD Handling Surface Mount Technology (SMT) Assembly Considerations
More informationCITY AND GUILDS 9210 UNIT 135 MECHANICS OF SOLIDS Level 6 TUTORIAL 15 - FINITE ELEMENT ANALYSIS - PART 1
Outcome 1 The learner can: CITY AND GUILDS 9210 UNIT 135 MECHANICS OF SOLIDS Level 6 TUTORIAL 15 - FINITE ELEMENT ANALYSIS - PART 1 Calculate stresses, strain and deflections in a range of components under
More informationLCD and Camera EMI Filter Array with ESD Protection
LCD and Camera EMI Filter Array with ESD Protection Features Six and eight channels of EMI filtering with integrated ESD protection 0.4mm pitch, 15-bump, 2.360mm x 1.053mm footprint Chip Scale Package
More informationANSYS Element. elearning. Peter Barrett October CAE Associates Inc. and ANSYS Inc. All rights reserved.
ANSYS Element Selection elearning Peter Barrett October 2012 2012 CAE Associates Inc. and ANSYS Inc. All rights reserved. ANSYS Element Selection What is the best element type(s) for my analysis? Best
More informationSocket Mounting Recommendations and Reflow Profile
Purpose This document is meant to serve as a guide for mounting E-tec surface mount device (SMD) sockets to the printed circuit board (PCB). The recommendations described here are guidelines only, and
More informationCreo Simulate 3.0 Tutorial
Creo Simulate 3.0 Tutorial Structure and Thermal Roger Toogood, Ph.D., P. Eng. SDC PUBLICATIONS Better Textbooks. Lower Prices. www.sdcpublications.com Powered by TCPDF (www.tcpdf.org) Visit the following
More informationEngineering Effects of Boundary Conditions (Fixtures and Temperatures) J.E. Akin, Rice University, Mechanical Engineering
Engineering Effects of Boundary Conditions (Fixtures and Temperatures) J.E. Akin, Rice University, Mechanical Engineering Here SolidWorks stress simulation tutorials will be re-visited to show how they
More informationAssembly Considerations for Analog Devices Inc., mmodule TM BGA Packages
Assembly Considerations for Analog Devices Inc., mmodule TM BGA Packages FEBRUARY 2018 2018 Analog Devices, Inc. All rights reserved. 1 Outline Package Construction PCB Design Guidelines Moisture Sensitivity,
More informationINPAQ Global RF/Component Solutions
TEA10402V15A0 Specification Product Name Series Part No ESD Guard TM TEA Series (Thin Film Air Gap) TEA10402V15A0 Size EIA 0402 TEA10402V15A0 Engineering Specification 1. Scope This specification is applied
More informationSelecting Sockets. Introduction. Mechanical Considerations for J-Lead Sockets. for Altera Devices
Selecting Sockets for Altera Devices January 1998, ver. 2 Application Note 80 Introduction Altera offers a number of surface-mount packages. Surface-mount assembly places unique demands on the development
More informationOver 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration
Overview Company Overview Over 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration Adapter Technology Overview Pluggable
More informationEXACT BUCKLING SOLUTION OF COMPOSITE WEB/FLANGE ASSEMBLY
EXACT BUCKLING SOLUTION OF COMPOSITE WEB/FLANGE ASSEMBLY J. Sauvé 1*, M. Dubé 1, F. Dervault 2, G. Corriveau 2 1 Ecole de technologie superieure, Montreal, Canada 2 Airframe stress, Advanced Structures,
More informationOffshore Platform Fluid Structure Interaction (FSI) Simulation
Offshore Platform Fluid Structure Interaction (FSI) Simulation Ali Marzaban, CD-adapco Murthy Lakshmiraju, CD-adapco Nigel Richardson, CD-adapco Mike Henneke, CD-adapco Guangyu Wu, Chevron Pedro M. Vargas,
More information