Microcontroller Systems. ELET 3232 Topic 23: The I 2 C Bus
|
|
- Tyrone Lane
- 6 years ago
- Views:
Transcription
1 Microcontroller Systems ELET 3232 Topic 23: The I 2 C Bus
2 Objectives To understand the basics of the I 2 C bus To understand the format of a serial transmission between I 2 C devices To understand how AVR devices implement the I 2 C bus TWI: Two Wire Interface 11/29/2010 2
3 I 2 C Introduction Low end serial communication option Developed by Philips Short for Inter-IC (integrated circuit) bus Often used to communicate across circuit-board distances 11/29/2010 3
4 I 2 C Introduction I 2 C provides support for communication with: Slow, on-board peripheral devices that are accessed intermittently It is a simple, low-bandwidth, short-distance protocol. Most I 2 C devices operate at speeds up to 400Kbps Some operate in the low megahertz range I 2 C has a built-in addressing scheme Used to link multiple devices together 11/29/2010 4
5 I 2 C Introduction Philips originally developed I 2 C for communication between devices inside of a TV set Examples of I 2 C-compatible devices include: EEPROMs Thermal sensors Real-time clocks 11/29/2010 5
6 I 2 C Introduction I 2 C is also used as a control interface to signal processing devices For instance, it is commonly used in multimedia applications including: RF tuners Video decoders and encoders Audio processors Philips, National Semiconductor, Xicor, Siemens, and other manufacturers offer hundreds of I 2 C-compatible devices. 11/29/2010 6
7 I 2 C Introduction I 2 C is appropriate for interfacing to devices on a single board Can be stretched across multiple boards inside a closed system, but not much further. An example: A host CPU on a main embedded board using I 2 C to communicate with user interface devices located on a separate front panel board. A second example: SDRAM DIMMs: can feature an I 2 C EEPROM containing parameters needed to correctly configure a memory controller for that module 11/29/2010 7
8 SDA and SCL I 2 C is a two-wire serial bus Central Microcontroller SDA SCL Peripheral Device #1 Peripheral Device #2 Peripheral Device #3 Peripheral Device #4 The two I 2 C signals are serial data (SDA) and serial clock (SCL) 11/29/2010 8
9 SDA and SCL SDA and SCL support serial transmission of 8-bit Central Microcontroller SDA SCL Peripheral Device #1 Peripheral Device #2 Peripheral Device #3 Peripheral Device #4 bytes of data-7-bit device addresses plus control bits-over the two-wire serial bus. 11/29/2010 9
10 SDA and SCL The device that initiates communication is the master Central Microcontroller SDA SCL Peripheral Device #1 Peripheral Device #2 Peripheral Device #3 Peripheral Device #4 The master normally controls the clock signal. A device being addressed by the master is called a slave 11/29/
11 Masters and Slaves An I 2 C slave can hold off the master during a transaction Uses what's called clock stretching (the slave keeps SCL pulled low until it's ready to continue) Most I 2 C slave devices don't use this feature, but every master should support it. The I 2 C protocol supports multiple masters Most system designs include only one There may be one or more slaves on the bus Both masters and slaves can receive and transmit data bytes 11/29/
12 Masters and Slaves Each I 2 C-compatible slave device comes with a predefined device address The lower bits of which may be configurable at the board level This limits the number of identical slave devices on an I 2 C bus without contention The limit set by the number of user-configurable address bits (typically two bits, allowing up to four identical devices) 11/29/
13 Masters and Slaves The master transmits the device address of the intended slave at the beginning of every transaction Each slave is responsible for monitoring the bus and responding only to its own address There are four potential modes of operation for a given bus device, although most devices only use a single role and its two modes: master transmit master node is sending data to a slave master receive master node is receiving data from a slave slave transmit slave node is sending data to a master slave receive slave node is receiving data from the master 11/29/
14 Masters and Slaves The master begins the communication by issuing the start condition (S) initially in master transmit mode The master then sends a unique 7-bit slave device address, with the most significant bit (MSB) first 11/29/
15 Masters and Slaves The eighth bit after the start, (read/not-write), specifies whether the slave is now to receive (0) or to transmit (1) data This is followed by an ACK bit issued by the receiver, acknowledging receipt of the previous byte. 11/29/
16 Masters and Slaves Then the transmitter (slave or master, as indicated by the R/W bit) transmits a byte of data starting with the MSB. At the end of the byte, the receiver (whether master or slave) issues a new ACK bit. This 9-bit pattern is repeated if more bytes need to be transmitted 11/29/
17 Masters and Slaves When the master is done transmitting all of the data bytes it wants to send in a write transaction (slave receiving), it monitors the last ACK and then issues the stop condition (P) 11/29/
18 Masters and Slaves In a read transaction (slave transmitting) The master acknowledges all bytes it receives (sends and ACK bit) except the last one It does not sends and ACK bit for the final byte it receives, it issues the stop condition This tells the slave that its transmission is done. 11/29/
19 How does the AVR implement I 2 C protocols? 11/29/
20 TWI: Two Wire Interface The TWI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines: One for clock (SCL) and one for data (SDA). The only external hardware needed to implement the bus is a single pull-up resistor for each of the TWI bus lines. The bus drivers of all TWI-compliant devices are open-drain or opencollector. This implements a wired-and function which is essential to the operation of the interface. 11/29/
21 TWI: Two Wire Interface Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level of the data line must be stable when the clock line is high. The only exception to this rule is for generating start and stop conditions. 11/29/
22 TWI: Two Wire Interface The master initiates and terminates a data transmission The transmission is initiated when the master issues a START condition on the bus It is terminated when the master issues a STOP condition. Between a START and a STOP condition, the bus is considered busy, and no other master should try to seize control of the bus. 11/29/
23 Start/Stop/Repeated Start A special case occurs when a new START condition is issued between a START and STOP condition. Referred to as a REPEATED START condition Used when the master wishes to initiate a new transfer without relinquishing control of the bus. After a REPEATED START, the bus is considered busy until the next STOP. START (and REPEATED START) and STOP conditions are signaled by changing the level of the SDA line when the SCL line is high 11/29/
24 Addresses All address packets are 9 bits long: 7 address bits One Read/Write control bit If Read/Write = 1, a read operation will be performed If Read/Write = 0, a write operation will be performed One acknowledge bit When a slave recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle 11/29/
25 Typical Data Transmission A transmission consists of a START condition, a SLA+R/W, one or more data packets, and a STOP condition SLA = Slave Address An empty message, consisting of a START followed by a STOP condition is illegal. 11/29/
26 Using the TWI 11/29/
27 Interrupt Based The AVR TWI: Byte-oriented Interrupt based Interrupts are issued after all bus events: Ex: reception of a byte or transmission of a START condition. Two Control bits enable interrupts: TWI Interrupt Enable (TWIE) bit in TWCR Global Interrupt Enable bit in SREG If both are enabled: assertion of the TWINT flag will generate an interrupt request If the TWIE bit is cleared (disabled), the application must poll the TWINT flag in order to detect actions on the TWI bus 11/29/
28 Interrupt Based When the TWINT flag is asserted (high), the TWI has finished an operation and awaits application response The TWI Status Register (TWSR) contains a value indicating the current state of the TWI bus The TWINT flag is set in the following situations: After the TWI has transmitted a START/REPEATED START condition After the TWI has transmitted SLA+R/W After the TWI has transmitted an address byte After the TWI has lost arbitration After the TWI has been addressed by own slave address or general call After a STOP or REPEATED START has been received while still addressed as a slave After the TWI has received a data byte When a bus error has occurred due to an illegal START or STOP condition 11/29/
29 TWI Bit Rate Register TWBR selects the division factor for the bit rate generator The bit rate generator is a frequency divider which generates the SCL clock frequency in the Master modes 11/29/
30 TWI Control Register The TWCR is used to control the operation of the TWI Enables the TWI Initiates a master access by applying a START condition to the bus Generates a receiver acknowledge Generates a stop condition Controls halting of the bus while the data to be written to the bus are written to the TWDR Indicates a write collision if a data write is attempted to the TWDR while the register is inaccessible 11/29/
31 TWI Control Register TWINT: TWI Interrupt Flag This bit is set by hardware when the TWI has finished its current job and expects application software response If the I-bit in SREG and TWIE in TWCR are set, the MCU will jump to the TWI interrupt vector (the ISR) While the TWINT flag is set, the SCL low period is stretched 11/29/
32 TWI Control Register TWINT: TWI Interrupt Flag The TWINT flag must be cleared through software by writing a logic one to it. Note that this flag is not automatically cleared by hardware when executing the interrupt routine Also note that clearing this flag starts the operation of the TWI, so all accesses to the TWI Address Register (TWAR), TWI Status Register (TWSR), and TWI Data Register (TWDR) must be complete before clearing this flag. 11/29/
33 TWI Control Register TWEA: TWI Enable Acknowledge Bit The TWEA bit controls the generation of the acknowledge pulse If a one is written to the TWEA bit, the ACK pulse is generated on the TWI bus if the following conditions are met: The device s own slave address has been received A general call has been received, while the TWGCE bit in the TWAR is set A data byte has been received in Master Receiver or Slave Receiver mode By writing a 0 to the TWEA bit, the device can be virtually disconnected from the Two-wire Serial Bus (temporarily) Address recognition can then be resumed by writing the TWEA bit to one again 11/29/
34 TWI Control Register TWSTA: TWI START Condition Bit The application writes a 1 to the TWSTA bit when it desires to become a master on the Two-wire Serial Bus The TWI hardware checks if the bus is available, and generates a START condition on the bus if it is free If the bus is not free, the TWI waits until a STOP condition is detected, and then generates a new START condition to claim the bus Master status TWSTA must be cleared by software when the START condition has been transmitted 11/29/
35 TWI Control Register TWSTO: TWI STOP Condition Bit Writing a 1 to the TWSTO bit generates a STOP condition When the STOP condition is executed on the bus, the TWSTO bit is cleared automatically 11/29/
36 TWI Control Register TWWC: TWI Write Collision Flag The TWWC bit is set when attempting to write to the TWI Data Register (TWDR) when TWINT is low This flag is cleared by writing data to the TWDR Register when TWINT is high 11/29/
37 TWI Control Register TWEN: TWI Enable Bit The TWEN bit enables TWI operation and activates the TWI interface. When a one is written to TWEN, the TWI takes control over the I/O pins connected to the SCL and SDA pins If this a 0 is written tot his bit, the TWI is switched off and all TWI transmissions are terminated, regardless of any ongoing operation 11/29/
38 TWI Control Register TWIE: TWI Interrupt Enable When a one is written to this bit, and the I-bit in SREG (Global Interrupt enable) is set, interrupts are enabled for the TWI Whenever the TWINT flag is high, a TWI interrupt request is generated 11/29/
39 TWI Status Register TWSR: TWS (7-3): TWI Status These 5 bits reflect the status of the TWI logic and the Two-Wire Serial Bus The TWSR contains both the 5-bit status value and the 2-bit prescaler value The application designer should mask the prescaler bits to zero when checking the Status bits This makes status checking independent of prescaler setting 11/29/
40 TWI Status Register TWS: TWPS (1-0): TWI Prescaler Bits These bits can be read and written They control the bit rate prescaler (see slide 29) 11/29/
41 TWI Data Register TWDR: In Transmit mode, TWDR contains the next byte to be transmitted In receive mode, the TWDR contains the last byte received It is not writable when the TWI interrupt flag (TWINT) is set This occurs while the TWI is in the process of shifting a byte 11/29/
42 TWI Address Register (slave) TWAR: The TWAR should be loaded with the 7-bit slave address (in the seven most significant bits of TWAR) to which the TWI will respond when programmed as a slave transmitter or receiver, and not needed in the master modes The LSB of TWAR is used to enable recognition of the general call address ($00) There is an associated address comparator that looks for the slave address (or general call address if enabled) in the received serial address If a match is found, an interrupt request is generated. 11/29/
43 Using the TWI Step 1: ldi r16,(1<<twint) (1<<TWSTA) (1<<TWEN) out TWCR, r16 TWCR = (1<<TWINT) (1<<TWSTA) (1<<TWEN); Sends the START condition 11/29/
44 Using the TWI Step 3a: wait1: in r16,twcr sbrs r16,twint rjmp wait1 while (!(TWCR & (1<<TWINT))); Waits for TWINT flag set to be set. This begins the process that indicates that the START condition has been transmitted 11/29/
45 Using the TWI Step 3a: in r16,twsr andi r16, 0xF8 cpi r16, START brne ERROR if ((TWSR & 0xF8)!= START) ERROR(); Checks the value of TWI Status Register and masks the prescaler bits. If status is different from the START condition go to ERROR 11/29/
46 Using the TWI Step 3b: ldi r16, SLA_W out TWDR, r16 ldi r16, (1<<TWINT) (1<<TWEN) out TWCR, r16 TWDR = SLA_W; TWCR = (1<<TWINT) (1<<TWEN); Loads SLA_W (Slave Address + Write) into the TWDR Register and clears TWINT bit in the TWCR to start transmission of the slave address 11/29/
47 Using the TWI Step 5a: wait2: in r16,twcr sbrs r16,twint rjmp wait2 while (!(TWCR & (1<<TWINT))); Waits for TWINT flag set to be set. This begins the process that indicates that the SLA+W has been transmitted, and ACK/NACK has been received. 11/29/
48 Using the TWI Step 5a: in r16,twsr andi r16, 0xF8 cpi r16, MT_SLA_ACK brne ERROR if ((TWSR & 0xF8)!= MT_SLA_ACK) ERROR(); Checks the value of TWI Status Register and masks the prescaler bits. If the status is different from MT_SLA_ACK go to ERROR 11/29/
49 Using the TWI Step 5b: ldi r16, DATA out TWDR, r16 ldi r16, (1<<TWINT) (1<<TWEN) out TWCR, r16 TWDR = DATA; TWCR = (1<<TWINT) (1<<TWEN); Loads the DATA that will be written to the slave into TWDR Register and then clears the TWINT bit in TWCR to start transmission of data 11/29/
50 Using the TWI Step 7a: wait3: in r16,twcr sbrs r16,twint rjmp wait3 while (!(TWCR & (1<<TWINT))); Waits for TWINT flag set. This begins the process that indicates that the DATA has been transmitted, and ACK/NACK has been received. 11/29/
51 Using the TWI Step 7a: in r16,twsr andi r16, 0xF8 cpi r16, MT_DATA_ACK brne ERROR if ((TWSR & 0xF8)!= MT_DATA_ACK) ERROR(); Checks the value of TWI Status Register and masks the prescaler bits. If the status is different from MT_DATA_ACK go to ERROR 11/29/
52 Using the TWI Step 7b: ldi r16,(1<<twint) (1<<TWEN) (1<<TWSTO) out TWCR, r16 TWCR = (1<<TWINT) (1<<TWEN) (1<<TWSTO); Transmits the STOP condition 11/29/
53 Summary We discussed: The basics of the I 2 C bus The format of a serial transmission between I 2 C devices How AVR devices implement the I 2 C bus We looked in detail at TWI: Two Wire Interface on the ATmega128 11/29/
ATmega640/1280/1281/2560/2561
ATmega64/28/28/256/256 Assembly Code Example () USART_MSPIM_Transfer: ; Wait for empty transmit buffer sbis UCSRnA, UDREn rjmp USART_MSPIM_Transfer ; Put data (r6) into buffer, sends the data out UDRn,r6
More informationI2C Master-Slave Connection
ZBasic Application Note AN-219 Implementing I2C and SPI Slaves Introduction With the introduction of native mode ZX devices it became possible to implement a broader range of applications, notable among
More informationThe IIC interface based on ATmega8 realizes the applications of PS/2 keyboard/mouse in the system
Available online at www.sciencedirect.com Procedia Engineering 16 (2011 ) 673 678 International Workshop on Automobile, Power and Energy Engineering The IIC interface based on ATmega8 realizes the applications
More information21. TWI Two-Wire Interface
21. TWI Two-Wire Interface 21.1 Features Bidirectional, two-wire communication interface Phillips I 2 C compatible System Management Bus (SMBus) compatible Bus master and slave operation supported Slave
More informationDESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG
DESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG DISHA MALIK Masters of Technology Scholar, Department of Electronics & Communication Engineering, Jayoti Vidyapeeth Women s University, Jaipur INDIA
More informationSerial Peripheral Interface. What is it? Basic SPI. Capabilities. Protocol. Pros and Cons. Uses
Serial Peripheral Interface What is it? Basic SPI Capabilities Protocol Serial Peripheral Interface http://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/ SPI_single_slave.svg/350px-SPI_single_slave.svg.png
More informationTheory of Operation STOP CONDITION
AVR 300: Software I 2 C Master Interface Features Uses Interrupts Supports rmal And Fast Mode Supports Both 7-Bit and 10-Bit Addressing Supports the Entire AVR Microcontroller Family Introduction The need
More informationVORAGO VA108x0 I 2 C programming application note
AN1208 VORAGO VA108x0 I 2 C programming application note MARCH 14, 2017 Version 1.1 VA10800/VA10820 Abstract There are hundreds of peripheral devices utilizing the I 2 C protocol. Most of these require
More informationThe Cubesat Internal bus: The I2C
The Cubesat Internal bus: The I2C Description: The purpose of this document is to describe the internal bus on the Cubesat. The internal bus has been chosen to be the I2C bus Interconnected Integrated
More informationEmbedded Systems and Software. Serial Interconnect Buses I 2 C (SMB) and SPI
Embedded Systems and Software Serial Interconnect Buses I 2 C (SMB) and SPI I2C, SPI, etc. Slide 1 Provide low-cost i.e., low wire/pin count connection between IC devices There are many of serial bus standards
More informationHello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used
Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used to connect devices such as microcontrollers, sensors,
More informationHow to Implement I 2 C Serial Communication Using Intel MCS-51 Microcontrollers
APPLICATION NOTE How to Implement I 2 C Serial Communication Using Intel MCS-51 Microcontrollers SABRINA D QUARLES APPLICATIONS ENGINEER April 1993 Order Number 272319-001 Information in this document
More informationRL78 Serial interfaces
RL78 Serial interfaces Renesas Electronics 00000-A Introduction Purpose This course provides an introduction to the RL78 serial interface architecture. In detail the different serial interfaces and their
More informationTutorial for I 2 C Serial Protocol
Tutorial for I 2 C Serial Protocol (original document written by Jon Valdez, Jared Becker at Texas Instruments) The I 2 C bus is a very popular and powerful bus used for communication between a master
More informationSection 16. Basic Sychronous Serial Port (BSSP)
M 16 Section 16. Basic Sychronous Serial Port (BSSP) BSSP HIGHLIGHTS This section of the manual contains the following major topics: 16.1 Introduction...16-2 16.2 Control Registers...16-3 16.3 SPI Mode...16-6
More informationMcMaster University Embedded Systems. Computer Engineering 4DS4 Lecture 6 Serial Peripherals Amin Vali Feb. 2016
McMaster University Embedded Systems Computer Engineering 4DS4 Lecture 6 Serial Peripherals Amin Vali Feb. 2016 Serial Peripherals I2C Inter-IC Bus X/Y Coord. RGB data LCD config controller LCD data controller
More informationI2C a learn.sparkfun.com tutorial
I2C a learn.sparkfun.com tutorial Available online at: http://sfe.io/t82 Contents Introduction Why Use I2C? I2C at the Hardware Level Protocol Resources and Going Further Introduction In this tutorial,
More informationCprE 488 Embedded Systems Design. Lecture 4 Interfacing Technologies
CprE 488 Embedded Systems Design Lecture 4 Interfacing Technologies Joseph Zambreno Electrical and Computer Engineering Iowa State University www.ece.iastate.edu/~zambreno rcl.ece.iastate.edu Never trust
More informationAN-895 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com ADuC702x MicroConverter I 2 C -Compatible Interface by Michael Looney
More informationSection 21. Inter-Integrated Circuit (I 2 C )
21 Section 21. Inter-Integrated Circuit (I 2 C ) HIGHLIGHTS Inter-Integrated Circuit (I 2 C ) This section of the manual contains the following major topics: 21.1 Overview... 21-2 21.2 I 2 C Bus Characteristics...
More informationLecture 25 March 23, 2012 Introduction to Serial Communications
Lecture 25 March 23, 2012 Introduction to Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications Asynchronous Serial (e.g., SCI, RS-232) Synchronous
More informationAN-1159 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com I 2 C-Compatible Interface on Cortex-M3 Based Precision Analog Microcontroller
More informationMicroprocessors & Interfacing
Lecture Overview Microprocessors & Interfacing Interrupts (I) Lecturer : Dr. Annie Guo Introduction to Interrupts Interrupt system specifications Multiple sources of interrupts Interrupt priorities Interrupts
More informationInterrupts (I) Lecturer: Sri Notes by Annie Guo. Week8 1
Interrupts (I) Lecturer: Sri Notes by Annie Guo Week8 1 Lecture overview Introduction to Interrupts Interrupt system specifications Multiple Sources of Interrupts Interrupt Priorities Interrupts in AVR
More informationTemperature Sensor TMP2 PMOD Part 1
Temperature Sensor TMP2 PMOD Part 1 Overview of the Temperature Sensor and I 2 C Interfacing Reference Sites: Diligent Temp2 PMOD: http://www.digilentinc.com/products/detail.cfm?navpath=2,401,961&prod=pmod-tmp2
More informationor between microcontrollers)
: Communication Interfaces in Embedded Systems (e.g., to interface with sensors and actuators or between microcontrollers) Spring 2016 : Communication Interfaces in Embedded Systems Spring (e.g., 2016
More informationTB2669. I²C Slave Mode. Introduction. Author: Christopher Best, Microchip Technology Inc.
I²C Slave Mode Introduction Author: Christopher Best, Microchip Technology Inc. Inter-Integrated Circuit, more commonly referred to as I 2 C, is a synchronous, two-wire, bidirectional serial communications
More informationImplementation of MCU Invariant I2C Slave Driver Using Bit Banging
Implementation of MCU Invariant I2C Slave Driver Using Bit Banging Arindam Halder, Ranjan Dasgupta Innovation Lab, TATA Consultancy Services, Ltd. Kolkata, India arindam.halder@tcs.com,ranjan.dasgupta@tcs.com
More informationDS1845 Dual NV Potentiometer and Memory
www.maxim-ic.com FEATURES Two linear taper potentiometers -010 one 10k, 100 position & one 10k, 256 position -050 one 10k, 100 position & one 50k, 256 postition -100 one 10k, 100 position & one 100k, 256
More informationPIC16C7X 11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE SSP Module Overview. Applicable Devices
Applicable Devices PIC16C7X 11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE 11.1 SSP Module Overview The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral
More informationSection 19. Inter-Integrated Circuit (I 2 C )
Section 19. Inter-Integrated Circuit (I 2 C ) HIGHLIGHTS This section of the manual contains the following major topics: 19.1 Overview... 19-2 19.2 I 2 C-Bus Characteristics... 19-4 19.3 Control and Status
More informationMicrocontrollers and Interfacing
Microcontrollers and Interfacing Week 10 Serial communication with devices: Serial Peripheral Interconnect (SPI) and Inter-Integrated Circuit (I 2 C) protocols College of Information Science and Engineering
More informationRaspberry Pi - I/O Interfaces
ECE 1160/2160 Embedded Systems Design Raspberry Pi - I/O Interfaces Wei Gao ECE 1160/2160 Embedded Systems Design 1 I/O Interfaces Parallel I/O and Serial I/O Parallel I/O: multiple input/output simultaneously
More informationSILICON MICROSTRUCTURES
Digital Communication with SM5800 Series Parts OVERVIEW The SM5800 series pressure product offers the corrected pressure output in both analog and digital formats. Accessing the analog output is an easy
More informationPCA9665; PCA9665A. 1. General description. 2. Features and benefits. Fm+ parallel bus to I 2 C-bus controller
Rev. 4 29 September 2011 Product data sheet 1. General description 2. Features and benefits The PCA9665/PCA9665A serves as an interface between most standard parallel-bus microcontrollers/microprocesss
More information17. I 2 C communication channel
17. I 2 C communication channel Sometimes sensors are distant to the microcontroller. In such case it might be impractical to send analog signal from the sensor to the ADC included in the microcontroller
More informationInter-Integrated Circuit Bus IIC I2C TWI
Inter-Integrated Circuit Bus IIC TWI Bus Synchronous, multi-master, multi-slave, packet switched, single ended serial bus Developed by Philips in the early 1980 s (prior to SPI) Intended for on-board communications
More informationDHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EE Microcontroller Based System Design
DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6008 - Microcontroller Based System Design UNIT III PERIPHERALS AND INTERFACING PART A 1. What is an
More informationGrowing Together Globally Serial Communication Design In Embedded System
Growing Together Globally Serial Communication Design In Embedded System Contents Serial communication introduction......... 01 The advantages of serial design......... 02 RS232 interface......... 04 RS422
More informationI2C a learn.sparkfun.com tutorial
I2C a learn.sparkfun.com tutorial Available online at: http://sfe.io/t82 Contents Introduction Why Use I2C? I2C at the Hardware Level Protocol Resources and Going Further Introduction In this tutorial,
More information1.3inch OLED User Manual
1.3inch OLED User Manual 1. Key Parameters Table 1: Key Parameters Driver Chip SH1106 Interface 3-wire SPI 4-wire SPI I2C Resolution 128*64 Display Size 1.3 inch Dimension 29mm*33mm Colors Yellow, Blue
More informationGT34C02. 2Kb SPD EEPROM
Advanced GT34C02 2Kb SPD EEPROM Copyright 2010 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without
More informationApplication Note: AZD025 IQ Switch - ProxSense TM Series I2C Example Code for the IQS222
1. Introduction Application Note: AZD025 IQ Switch - ProxSense TM Series I2C Example Code for the IQS222 The IQS222 uses a 100 KHz bi-directional 2-wire bus and data transmission protocol. The serial protocol
More informationI2C interface Tutorial
UG108: Praxis II January 2013 Asian Institute of Technology Undergraduate Program Handout: I2C interface Instructor: Chaiyaporn Silawatchananai, Matthew N. Dailey I2C interface Tutorial Introduction: In
More informationIntroduction to I2C & SPI. Chapter 22
Introduction to I2C & SPI Chapter 22 Issues with Asynch. Communication Protocols Asynchronous Communications Devices must agree ahead of time on a data rate The two devices must also have clocks that are
More informationDevelopment and research of different architectures of I 2 C bus controller. E. Vasiliev, MIET
Development and research of different architectures of I 2 C bus controller E. Vasiliev, MIET I2C and its alternatives I²C (Inter-Integrated Circuit) is a multi-master serial computer bus invented by Philips
More informationGT24C02. 2-Wire. 2Kb Serial EEPROM (Smart Card application)
ADVANCED GT24C02 2-Wire 2Kb Serial EEPROM (Smart Card application) www.giantec-semi.com a0 1/19 Table of Content 1 FEATURES...3 2 DESCRIPTION...4 3 PIN CONFIGURATION...5 4 PIN DESCRIPTIONS...6 5 BLOCK
More informationDS Wire Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components with ±1 C accuracy Measures temperatures from -55 C to +125 C; Fahrenheit equivalent is -67 F to +257 F Temperature resolution
More informationTwo Wire Interface (TWI) also commonly called I2C
(TWI) also commonly called I2C MSP432 I2C 2 tj MSP432 I2C ARM (AMBA Compliant) 8 bit transmission word 7/10 bit addressing Multi-master/slave modes 4 slave addresses 4 eusci-b modules 3 tj Overview 8 bit
More informationIntroduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications
Introduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications o Asynchronous Serial (SCI, RS-232) o Synchronous Serial (SPI, IIC) The MC9S12
More informationThe I2C BUS Interface
The I 2 C BUS Interface ARSLAB - Autonomous and Robotic Systems Laboratory Dipartimento di Matematica e Informatica - Università di Catania, Italy santoro@dmi.unict.it L.S.M. 1 Course What is I 2 C? I
More informationDS1676 Total Elapsed Time Recorder, Erasable
www.dalsemi.com Preliminary DS1676 Total Elapsed Time Recorder, Erasable FEATURES Records the total time that the Event Input has been active and the number of events that have occurred. Volatile Elapsed
More informationHandson Technology. I2C Specification and Devices. 1
Handson Technology Data Specs I2C Specification and Devices The I2C (Inter-Integrated Circuit) Bus is a two-wire, low to medium speed, communication bus (a path for electronic signals) developed by Philips
More informationSerial Buses in Industrial and Automotive Applications
Serial Buses in Industrial and Automotive Applications Presented by Neelima Chaurasia Class: #368 1 Overview As consumer electronics, computer peripherals, vehicles and industrial applications add embedded
More informationEmbedded Workshop 10/28/15 Rusty Cain
2 IC Embedded Workshop 10/28/15 Rusty Cain Set up for Workshop: Please Sign in on Sheet. Please include your email. While you are waiting for the Workshop to begin 1. Make sure you are connected to the
More informationParallel Data Transfer. Suppose you need to transfer data from one HCS12 to another. How can you do this?
Introduction the Serial Communications Huang Sections 9.2, 10.2, 11.2 SCI Block User Guide SPI Block User Guide IIC Block User Guide o Parallel vs Serial Communication o Synchronous and Asynchronous Serial
More informationIV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 1 UNIT 4
IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 1 UNIT 4 4.1. Serial data communication basics ----------- 1 4.2. UART ------------------------------------------------ 4 4.3. Serial Peripheral
More informationWhite Paper Using the MAX II altufm Megafunction I 2 C Interface
White Paper Using the MAX II altufm Megafunction I 2 C Interface Introduction Inter-Integrated Circuit (I 2 C) is a bidirectional two-wire interface protocol, requiring only two bus lines; a serial data/address
More informationDS WIRE INTERFACE 11 DECOUPLING CAP GND
Rev ; 4/3 Hex Nonvolatile Potentiometer with General Description The contains six 256-position nonvolatile (NV) potentiometers, 64 bytes of NV user EEPROM memory, and four programmable NV I/O pins. The
More informationI2C on the HMC6352 Compass
I 2 C Bus The I 2 C bus is a two-wire bus(plus ground) where the two wire are called SCL Clock line SDA Data line Gnd Ground line This is a synchronous bus. SCL is the synchronizing signal. SCL and SDA
More informationUnderstand the design and operation of the SCI and the I 2 C, IrDA and Smart Card interfaces
Module Introduction Purpose This training module provides an overview of the serial communication interface (SCI), I 2 C interface, IrDA interface and Smart Card interface built into H8S series MCUs. Objective
More informationMACHINE BREAKDOWN DETECTION SYSTEM
MACHINE BREAKDOWN DETECTION SYSTEM Yogita P. Desale 1 1 student, Electronics and telecommunication Department, MCOERC, Maharashtra, ABSTRACT Industrial situation is very critical and is subject to several
More information34 Series EEPROM Application Note. 1. Introduction. 2. Power supply & power on reset
1. Introduction his application note provides assistance and guidance on how to use GIANEC I 2 C serial EEPROM products. he following topics are discussed one by one: Power supply & power on reset Power
More informationManual iaq-engine Indoor Air Quality sensor
Manual iaq-engine, Version 2.0 May 2011 (all data subject to change without notice) Manual iaq-engine Indoor Air Quality sensor Digital and analog I/O SMD type package Product summary iaq-engine is used
More informationExercise 2 I 2 C Management 1/7
Exercise 2 I 2 C Management I²C uses only two bidirectional open-drain lines, Serial Data Line (SDA) and Serial Clock Line (SCL), pulled up with resistors. Typical voltages used are 5 V or 3.3 V. The I²C
More informationMicrotronix Avalon I 2 C
Microtronix Avalon I 2 C User Manual 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com This user guide provides basic information about using the Microtronix Avalon I 2 C IP. The following
More informationUser-configurable Resolution. 9 to 12 bits (0.5 C to C)
AT30TS74 9- to 12-bit Selectable, ±1.0 C Accurate Digital Temperature Sensor DATASHEET Features Single 1.7V to 5.5V Supply Measures Temperature From -55 C to +125 C Highly Accurate Temperature Measurements
More informationUser-configurable Resolution. 9 to 12 bits (0.5 C to C)
AT30TS75A 9- to 12-bit Selectable, ±0.5 C Accurate Digital Temperature Sensor DATASHEET See Errata in Section 12. Features Single 1.7V to 5.5V Supply Measures Temperature -55 C to +125 C Highly Accurate
More informationTB3191. I²C Master Mode. Introduction. Author: Christopher Best, Microchip Technology Inc.
I²C Master Mode Introduction Author: Christopher Best, Microchip Technology Inc. Inter-Integrated Circuit, more commonly referred to as I 2 C, is a synchronous, two-wire, bidirectional serial communications
More informationUNIT IV SERIAL COMMUNICATIONS
UNIT IV SERIAL COMMUNICATIONS Serial channels are the main form of communications used in digital systems nowadays. Diverse forms of serial communication formats and protocols can be found in applications
More informationBL24C02/BL24C04/BL24C08/BL24C16
BL24C02/BL24C04/BL24C08/BL24C16 2K bits (256 X 8) / 4K bits (512 X 8) / 8K bits (1024 X 8) / 16K bits (2048 X 8) Two-wire Serial EEPROM Features Two-wire Serial Interface VCC = 1.8V to 5.5V Bi-directional
More informationMICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS
MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of
More informationGT24C WIRE. 1024K Bits. Serial EEPROM
GT24C1024 2-WIRE 1024K Bits Serial EEPROM Copyright 2013 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at
More informationUsing the Finisar GBIC I 2 C Test/Diagnostics Port
Finisar App Note AN-2025 Using the Finisar GBIC I 2 C Test/Diagnostics Port INTRODUCTION Finisar s new line of optical GBIC modules incorporates the real-time optical link control system that Finisar pioneered
More informationORDERING INFORMATION. OPERATION Measuring Temperature A block diagram of the DS1621 is shown in Figure 1. DESCRIPTION ORDERING PACKAGE
AVAILABLE Digital Thermometer and Thermostat FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67
More information18-349: Introduction to Embedded Real-Time Systems
18-349: Introduction to Embedded Real-Time Systems Embedded Real-Time Systems Lecture 5: Serial Buses Anthony Rowe Electrical and Computer Engineering Carnegie Mellon University Last Lecture ARM ASM Part
More informationTHE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE
THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Assertion Based Verification of I2C Master Bus Controller with RTC Sagar T. D. M.Tech Student, VLSI Design and Embedded Systems BGS Institute of Technology,
More informationUniversität Dortmund. IO and Peripheral Interfaces
IO and Peripheral Interfaces Microcontroller System Architecture Each MCU (micro-controller unit) is characterized by: Microprocessor 8,16,32 bit architecture Usually simple in-order microarchitecture,
More informationDesign with Microprocessors
Design with Microprocessors Lecture 6 Interfaces for serial communication Year 3 CS Academic year 2017/2018 1 st Semester Lecturer: Radu Dănescu Serial communication modules on AVR MCUs Serial Peripheral
More information6 Direct Memory Access (DMA)
1 License: http://creativecommons.org/licenses/by-nc-nd/3.0/ 6 Direct Access (DMA) DMA technique is used to transfer large volumes of data between I/O interfaces and the memory. Example: Disk drive controllers,
More informationDesign and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso
Design and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso Microcontroller It is essentially a small computer on a chip Like any computer, it has memory,
More informationINPUT/OUTPUT ORGANIZATION
INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and
More informationAccessing I/O Devices Interface to CPU and Memory Interface to one or more peripherals Generic Model of IO Module Interface for an IO Device: CPU checks I/O module device status I/O module returns status
More informationDS1625. Digital Thermometer and Thermostat FEATURES PIN ASSIGNMENT
DS1625 Digital Thermometer and Thermostat FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is 67 F to
More informationPreliminary Data MOS IC. Type Ordering Code Package SDA Q67100-H5092 P-DIP-8-1
Nonvolatile Memory 1-Kbit E 2 PROM SDA 2516-5 Preliminary Data MOS IC Features Word-organized reprogrammable nonvolatile memory in n-channel floating-gate technology (E 2 PROM) 128 8-bit organization Supply
More informationPrototyping of On-chip I2C Module for FPGA Spartan 3A series using Verilog
Prototyping of On-chip I2C Module for FPGA Spartan 3A series using Verilog Ramandeep Singh School of Engineering and Technology, ITM University, Gurgaon, India Neeraj Sharma School of Engineering and Technology,
More informationI2C Demonstration Board I 2 C-bus Master Selector
I2C 2005-1 Demonstration Board I 2 C-bus Master Selector Oct, 2006 2 to 1 I 2 C Master Selector w/interrupt Logic and Reset Master 0 I 2 C Bus Master 1 I 2 C Bus Interrupt 0 Out Interrupt 1 Out I Interrupt
More informationLaboratory 5 Communication Interfaces
Laboratory 5 Communication Interfaces Embedded electronics refers to the interconnection of circuits (micro-processors or other integrated circuits) with the goal of creating a unified system. In order
More informationDS 1682 Total Elapsed Time Recorder with Alarm
DS 1682 Total Elapsed Time Recorder with Alarm www.dalsemi.com FEATURES Records the total time that the Event Input has been active and the number of events that have occurred. Volatile Elapsed Time Counter
More informationInterfacing the NM24C16 Serial EEPROM to the microcontroller. Interfacing the NM24C16 Serial EEPROM to the 8031 Microcontroller AN-957
Interfacing the NM24C16 Serial EEPROM to the 8031 Microcontroller INTRODUCTION This applications note describes an interface between the National Semiconductor NM24C16 serial EEPROM and an 8031 microcontroller
More informationAN F²MC-16FX Family, I2C. Contents. 1 Introduction. This application note describes how to communicate via I2C with a Serial EEPROM.
AN204776 This application note describes how to communicate via I2C with a Serial EEPROM. Contents 1 Introduction... 1 2 24C04... 2 2.1 EEPROM... 2 2.2 Connection to MB963xx... 3 2.3 Addressing... 3 2.4
More informationI 2 C Slave Controller. I 2 C Master o_timeout_intr
February 2015 Reference Design RD1140 Introduction I 2 C, or Inter-Integrated Circuit, is a popular serial interface protocol that is widely used in many electronic systems. The I 2 C interface is a two-wire
More informationI2C and the TAS3001C. Introduction. The I2C Protocol. Digital Audio Group ABSTRACT
Application Report SLEA001 February 2001 I2C and the TAS3001C Digital Audio Group ABSTRACT The TAS3001C stereo audio digital equalizer provides a serial control interface using the I2C protocol. Since
More informationPreliminary Data MOS IC. Type Ordering Code Package SDA Q67100-H5096 P-DIP-8-1
Nonvolatile Memory 4-Kbit E 2 PROM with I 2 C Bus Interface SDA 2546-5 Preliminary Data MOS IC Features Word-organized reprogrammable nonvolatile memory in n-channel floating-gate technology (E 2 PROM)
More informationDocumentation for SCSI controller project PIA (Parallel Interface Agent) module Hardware V1.0.1 / Firmware V0.0
Documentation for SCSI controller project PIA (Parallel Interface Agent) module Hardware V1.0.1 / Firmware V0.0 Final 2005 07 16 / Michael Bäuerle Preamble The goal of this
More informationChapter Operation Pinout Operation 35
68000 Operation 35 Chapter 6 68000 Operation 6-1. 68000 Pinout We will do no construction in this chapter; instead, we will take a detailed look at the individual pins of the 68000 and what they do. Fig.
More informationDS1846 NV Tri-Potentiometer, Memory, and MicroMonitor
www.maxim-ic.com FEATURES Three linear taper potentiometers Two 10k, 100-position One 100k, 256-position 248 bytes of user EEPROM memory Monitors microprocessor power supply, voltage sense, and external
More informationHCS12 Inter-Integrated Circuit(IIC) Block Guide V02.06
DOCUMENT NUMBER S12IICV2/D HCS12 Inter-Integrated Circuit(IIC) Block Guide V02.06 Original Release Date: 08 SEP 1999 Revised: Aug 18, 2002 8/16 Bit Division,TSPG Motorola, Inc. Motorola reserves the right
More informationUsing FlexIO to emulate communications and timing peripherals
NXP Semiconductors Document Number: AN12174 Application Note Rev. 0, 06/2018 Using FlexIO to emulate communications and timing peripherals 1. Introduction The FlexIO is a new on-chip peripheral available
More informationDiploma in Embedded Systems
Diploma in Embedded Systems Duration: 5 Months[5 days a week,3 hours a day, Total 300 hours] Module 1: 8051 Microcontroller in Assemble Language Characteristics of Embedded System Overview of 8051 Family
More information