IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 1 UNIT 4
|
|
- Douglas Jones
- 5 years ago
- Views:
Transcription
1 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 1 UNIT Serial data communication basics UART Serial Peripheral Interface (SPI) Inter Integrated Circuit ( I2C) SERIAL DATA COMMUNICATION - BASICS Within a micro-computer system, the data transfer is in parallel because it is the fastest method. But transferring the data over long distances, the parallel data transmission requires too many wires and it is complicated and expensive. Therefore, the data to be sent for long distances is converted into serial form so that it can be sent on a single wire. At the destination, the received serial data is converted into parallel form so that it can be easily transferred on the microcomputer buses. Methods of serial data transmission: (i) Simplex : In this mode, the data is transmitted only in one direction over a single communication channel. Ex: CPU to CRT display, Key board to CPU, Radio signal (ii) Half-dupplex : In this mode, the data is transmitted in both directions, but only one direction at a time. i.e., simultaneous data transfer is not possible Ex: Walkie Talkie (iii) Full-dupplex : In this mode, the data transmission takes place in both directions simultaneously. It requires two channels. Ex: Telephone communication
2 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 2 Synchronous Vs Asynchronous data transfer modes Synchronous data transmission Asynchronous data transmission Transmitter and Receiver are operated with same CLK frequency. SYNC pulses are required A group of characters can be transmitted after sending the SYNC pulses It is used in high speed data transmission Generally used between CPU and other devices on the same PCB, as the same power supply and CLK are used. Ex: SPI, I2C Transmitter and Receiver can operated with different CLK frequency. START and STOP bits are required For each character, the START & STOP bits are required. It is used in low speed data transmission It is used to exchange data with other equipment such as PC. Ex: UART The universal serial communication interface (USCI) module of MSP430 support multiple serial communication modes. The THREE common types of serial communication are Asynchronous serial communication Serial peripheral interface (SPI). Inter-integrated circuit (I²C) bus. The asynchronous systems must conform fully to established standards so that they work reliably and must be protected against electromagnetic interference and other hazards. This requires special interface circuits. On the other hand, simple wires are usually sufficient for SPI and I²C provided that all devices work at the same voltage. SPI and I²C are synchronous, which means that a clock signal is sent along with the data. The device that generates the clock is called the master and other devices are slaves. An extra wire carries the clock.
3 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 3 In contrast, no clock signal is transmitted in asynchronous communication. Information must therefore be sent in separate frames, each of which is short enough that the separate clocks in the transmitter and receiver remain synchronized. In practice the frames are almost always single bytes. Transmission and reception are essentially separate processes and can take place together, giving full-duplex communication. The major practical difference is that SPI and I²C are typically used between a microcontroller and other devices on the same PCB, while asynchronous communication is used to exchange data with other equipment such as a PC. The major difference between them is that I²C is a true bus, which is designed to accommodate a large number of devices. Transactions follow a protocol that starts with an address to select a particular slave and includes acknowledgment bits to confirm successful delivery. There is only one wire for data, giving a total of two with the clock. Data can travel in either direction but only in one way at a time, which is called half-duplex transmission. In contrast, SPI uses two lines for data so that information can be sent simultaneously in both directions. In fact both processes must occur together because of the concept that underlies SPI. The full version of SPI includes a further line that is used to select a particular slave and gives a total of four wires for the interface. The SPI needs more wires than I²C and offers less sophistication but is simpler and faster. This makes SPI more suitable when large amounts of data have to be transferred. SPI and I²C have similar applications. SPI and I²C are often used to communicate with Port expanders to increase the effective no. of pins for digital input and output. ADCs and DACs. Sensors with digital outputs, such as thermometers. External memory (dataflash, EEPROM). Real-time clocks. Other processors.
4 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT UART ( Universal Asynchronous Receiver Transmitter) : The universal asynchronous receiver/transmitter (UART) takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes. Each UART contains a shift register, which is the fundamental method of conversion between serial and parallel forms. UART mode features include: 1. 7 or 8-bit data with odd, even, or non-parity 2. Independent transmit and receive shift registers 3. Separate transmit and receive buffer registers 4. LSB-first or MSB-first data transmit and receive 5. Built-in idle-line and address-bit communication protocols for multiprocessor systems 6. Receiver start-edge detection for auto-wake up from LPMx modes 7. Programmable baud rate with modulation for fractional baud rate support 8. Status flags for error detection and suppression 9. Status flags for address detection 10. Independent interrupt capability for receive and transmit
5 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 5 Format of Data for Asynchronous Transmission Data are sent in short frames, and each frame contains One low start bit (ST). Eight data bits, usually LSB first One or Two high stop bits (SP) The UART character format, shown in below Figure, consists of a start bit, seven or eight data bits, an even/odd/no parity bit, an address bit (address-bit mode), and one or two stop bits. The UCMSB bit controls the direction of the transfer and selects LSB or MSB first. In most applications the least significant data bit (LSB) is transmitted first. The start bit signals the receiver that a new character is coming. The next bits represent the character. If a parity bit is used, it would be placed after all of the data bits. The next one or two bits are always in the mark (logic high, i.e., '1') condition and called the stop bit(s). They signal the receiver that the character is completed. Since the start bit is logic low (0) and the stop bit is logic high (1) there are always at least two guaranteed signal changes between characters. All operations of the UART hardware are controlled by a clock signal which runs at a multiple of the data rate, typically 8 times the bit rate. The receiver tests the state of the incoming signal on each clock pulse, looking for the beginning of the start bit. Setting a Baud Rate The baud rate gives the frequency at which bits are transmitted on the line. It is the inverse of the bit period and the name is used to distinguish it from the rate at which useful data are communicated. If the baud rate is x bits per second, the time slot available for one bit is 1/x seconds. Each 8 bits of data are accompanied by a start and stop bit so the maximum data rate is only 8/10 of the baud rate. No clock is transmitted in asynchronous communication so the transmitter and receiver must run independently at nearly the same baud rates. For a given BRCLK clock source, the baud rate is used determines the required division factor N : N = f BRCLK/Baudrate The division factor N is often a non-integer value, thus, at least one divider and one modulator stage is used to meet the factor as closely as possible.
6 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 6 Automatic Error Detection The USCI module automatically detects framing errors, parity errors, overrun errors, and break conditions when receiving characters. The bits UCFE, UCPE, UCOE, and UCBRK are set when their respective condition is detected. When the error flags UCFE, UCPE, or UCOE are set, UCRXERR is also set. Error Error flag Description Framing error UCFE Framing error occurs when a low stop bit is detected Parity error Over run error Break condition UCPE UCOE UCBRK Parity error is mismatch between the no.of 1 s in a character and the value of parity bit. Overrun error occurs when a character is loaded into UCARxBUF before the prior character has be read. When not using automatic baud-rate detection, a break is detected when all data, parity and stop bits are LOW. UCAxCTL0 (USCI_Ax Control register0) : UCA0CTL0 This register controls the settings for Parity selection, direction of data transmission (LSB or MSB first),character length, no of stop bits, modes of serial transmission UCPEN UCPAR UCMSB UC7BIT UCSPB UCMODEx UCSYNC=0 Bit 7 UCPEN Parity enable Bit 6 UCPAR Parity select Bit 5 UCMSB MSB first select. Bit 4 UC7BIT Character length 0 Disables Parity 1 Enables Parity 0 Odd parity 1 Even parity 0 LSB first 1 MSB first 0 8-bit data 1 7-bit data Bit 3 UCSPB No. of Stop bits select. 0 1-Stop bit 1 2-Stop bits If UCSYNC = 0 then Bit 2-1 UCMODEx USCI mode. 00 UART mode 01 Idle-line multiprocessor mode 10 Address-bit multiprocessor mode 11 UART mode with automatic baud-rate detection Bit 0 UCSYNC Synchronous mode enable 0 Asynchronous mode 1 Synchronous mode
7 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT Serial Peripheral Interface (SPI) : The serial peripheral interface (SPI) was introduced by Motorola and is the simplest synchronous full duplex communication protocol. SPI is a single master multi-slave system. SPI requires 4- signal lines for communication. They are : MOSI : Master out slave in signal line carries the data from Master to Slave device It is also called as Slave data in (SDI) / Slave input (SI) /Data in (DI) MISO : Master in slave out signal line carries the data from Slave to Master device It is also called as Slave data out (SDO) /Slave output (SO) / Data out (DO) SCLK : Serial Clock signal line carries the clock signals. SS : Slave Select signal is used for slave device select. Usually it is active LOW signal The concept of SPI is shown in figure : The SPI requires four wires (plus ground, which is essential but never counted) and transmits data simultaneously in both directions (full duplex) between two devices. One device is the master and the other the slave. The master provides the clock for both devices and a signal to select (enable) the slave, but the path followed by the data is identical in each. SPI works on the principle of Shift Registers. The master and slave devices contain a special shift register for the data transmit and receive. During transmission from master to slave, the data in the master s shift register is shifted out to the MOSI pin and it enters the slave s shift register through MOSI pin. At the same time, the shifted out data bit from the slave s shift register enters the master s shift register. In summary, the shift registers of master and slave devices form a circular buffer (loop).
8 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 8 The concept of SPI is based on two shift registers, one in each device, which are connected to form a loop. The registers usually hold 8 bits. Each device places a new bit on its output from the most significant bit (MSB) of the shift register when the clock has a negative edge and reads its input into the LSB of the shift register on a positive edge of the clock. Thus a bit is transferred in each direction during each clock cycle. After eight cycles the contents of the shift registers have been exchanged and the transfer is complete. Transmission and reception are clearly inseparable: we can t do one without the other, at least in principle. Thus a byte must be transmitted in order to receive a byte. Suppose, if we want to send only a single bit, it requires three steps: 1. Put data on output. 2. Read data from input. 3. Remove data from output. A single cycle of the clock provides stimuli for only two of these so the third is taken from SS. It can either start or end the transmission and this option is specified by the clock phase bit, CPHA in Motorola s notation: If CPHA = 0 : Read on the leading edge of each clock pulse. Written on the trailing edge of each clock pulse. If CPHA = 1: Written on the leading edge of each clock pulse. Read on the trailing edge of each clock pulse Thus CPHA controls whether writing and reading take place on the leading and trailing edges of the clock pulses or vice versa. This is the first of many options that control the configuration of SPI. A related option is the clock polarity, selected with the CPOL bit: CPOL = 0: CPOL = 1: Inactive state is Low ( Positive Clock) Inactive state is High ( Negative Clock) There is no fundamental difference between these two polarities: One is just the complement of the other. Combinations of the two bits CPOL and CPHA give four standard modes for the clock in SPI, which are listed in the following Table.
9 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT -4 9 The following figures illustrate complete waveforms for a 4-bit transfer in modes 0 and 3. There are two ways of connecting multiple slaves to a single master. In both cases the master provides the clock to all the slaves. Slaves can be addressed individually.
10 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT In the first configuration, all the MOSI pins are connected together, but each slave s SS pin is connected to a separate pin on the master. Slaves must ignore data on MOSI when their SS pin is idle, despite the activity on the clock, and must leave their MISO pins in a high-impedance state. In other words, the MISO pins must have three-state outputs. The alternative is to connect all the devices in a daisy chain, as shown in Figure(b). In this configuration, the MISO pin of a slave is connected to the MOSI pin of the next slave in the chain. The MOSI pin of the final slave is connected to MOSI on the master. Effectively all the shift registers inside each device are connected into a single, long loop. The slaves must allow data to be clocked through them transparently while SS is held active and react to the new data only when SS is released. USCI - SPI Mode In synchronous mode, the USCI connects the MSP430 to an external system via 3 (or) 4 pins: UCxSIMO, UCxSOMI, UCxCLK, and UCxSTE. SPI mode is selected when the UCSYNC bit = 1 and SPI mode (3-pin or 4-pin) is selected with the UCMODEx bits. ( UC control register) SPI mode features include: or 8-bit data length 2. LSB-first or MSB-first data transmit and receive 3. 3-pin and 4-pin SPI operation 4. Master or slave modes 5. Independent transmit and receive shift registers 6. Separate transmit and receive buffer registers 7. Continuous transmit and receive operation 8. Selectable clock polarity and phase control 9. Programmable clock frequency in master mode 10. Independent interrupt capability for receive and transmit 11. Slave operation in LPM4 In SPI mode, serial data is transmitted and received by multiple devices using a shared clock provided by the master. An additional pin, UCxSTE, is provided to enable a device to receive and transmit data and is controlled by the master. 3 (or) 4 signals are used for SPI data exchange:
11 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT Master Mode : The above figure shows the USCI as a master in both 3-pin and 4-pin configurations. The USCI initiates data transfer when data is moved to the transmit data buffer UCxTXBUF. The UCxTXBUF data is moved to the TX shift register when the TX shift register is empty, initiating data transfer on UCxSIMO starting with either the MSB bit or LSB bit depending on the UCMSB setting. Data on UCxSOMI is shifted into the receive shift register on the opposite clock edge. When the character is received, the receive data is moved from the RX shift register to the received data buffer UCxRXBUF and the receive interrupt flag (UCxRXIFG) is set, indicating the RX/TX operation is complete. A set transmit interrupt flag (UCxTXIFG) indicates that data has moved from UCxTXBUF to the TX shift register and UCxTXBUF is ready for new data. It does not indicate RX/TX completion. Slave Mode : The above figure shows the USCI as a slave in both 3-pin and 4-pin configurations. UCxCLK is used as the input for the SPI clock and must be supplied by the external master. The data-transfer rate is determined by this clock and not by the internal bit clock generator.
12 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT Data written to UCxTXBUF and moved to the TX shift register before the start of UCxCLK is transmitted on UCxSOMI. Data on UCxSIMO is shifted into the receive shift register on the opposite edge of UCxCLK and moved to UCxRXBUF when the set number of bits are received. When data is moved from the RX shift register to UCxRXBUF, the UCxRXIFG interrupt flag is set, indicating that data has been received. The overrun error bit, UCOE, is set when the previously received data is not read from UCxRXBUF before new data is moved to UCxRXBUF. UCAxCTL0, USCI_Ax Control Register 0, UCCKPH UCCKPL UCMSB UC7BIT UCMST UCMODEx UCSYNC=1 Bit 7 UCCKPH Clock Phase select 0 Read on the leading edge & Written on the trailing edge of each clock pulse. 1 Written on the leading edge & Read on the trailing edge of each clock pulse Bit 6 UCCKPL Clock Polarity select 0 Inactive state is Low ( Positive Clock) 1 Inactive state is High ( Negative Clock) Bit 5 UCMSB MSB first select Bit 4 UC7BIT Character length Bit 3 UCMST Master mode select 0 LSB first 1 MSB first 0 8-bit data 1 7-bit data 0 Slave mode 1 Master mode If UNSYNC = 1 then Bit 2-1 UCMODEx USCI mode pin SPI 01 4-pin SPI with UCSTE active high 10 4-pin SPI with UCSTE active high 11 I2C Bit 0 UCSYNC Synchronous mode enable 0 Asynchronous mode 1 Synchronous mode
13 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT Inter Integrated Circuit ( I 2 C) Bus : The I²C bus was introduced by Philips (now NXP) Semiconductors. It is a Synchronous Half duplex Serial communication protocol The I²C bus uses only two bidirectional lines - Serial data (SDA) and Serial clock (SCL). Of course there must be a connection for ground as well. It is often called the two-wire interface. Thus I²C provides the full functionality of a bus while using fewer lines than SPI. Transfers on the bus take place between a master and a slave. Each slave has a unique address, which is usually 7 bits long. The master starts the transfer, provides the clock, addresses a particular slave, manages the transfer, and finally terminates it. There may be more than one master on the bus although only one can be in control at a time. Hardware for I²C The electronic interface to the I²C bus is shown in Figure for a master and two slaves. A full-featured slave has the same hardware as a master but most are simpler and cannot drive the clock line SCL. On the other hand, slaves must always be able to drive SDA. Digital outputs are normally driven actively for both their binary values, either to V SS for logic 0 or to V CC for logic 1. Pull-up resistors Rp keep the lines at V CC when none of the drivers is active. The devices must therefore have open-drain (or open-collector) outputs. This means that there is only an n-channel MOSFET between the output and ground as in Figure The pull-up resistor Rp holds the line at VCC when there is no activity, so both the clock and data idle high. If a single n-mosfet is turned on, its line is pulled down to VSS to give a logical 0.
14 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT USCI - I2C Mode In I2C mode, the USCI module provides an interface between the MSP430 and I2Ccompatible devices connected by way of the two-wire I2C serial bus. External components attached to the I2C bus serially transmit and/or receive serial data to/from the USCI module through the 2-wire I2C interface. The I2C mode features include: 1. 7-bit and 10-bit device addressing modes 2. General call 3. START/RESTART/STOP 4. Multi-master transmitter/receiver mode 5. Slave receiver/transmitter mode 6. Standard mode up to 100 kbps and fast mode up to 400 kbps support 7. Programmable UCxCLK frequency in master mode 8. Designed for low power 9. Slave receiver START detection for auto-wake up from LPMx modes 10. Slave operation in LPM4
15 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT USCI Operation: I2C Mode The I2C mode supports any slave or master I2C-compatible device. Each I2C device is recognized by a unique address and can operate as either a transmitter or a receiver. A device connected to the I2C bus can be considered as the master or the slave when performing data transfers. A master initiates a data transfer and generates the clock signal SCL. Any device addressed by a master is considered a slave. I2C data is communicated using the serial data pin (SDA) and the serial clock pin (SCL). Both SDA and SCL are bidirectional, and must be connected to a positive supply voltage using a pull-up resistor. BRCLK can be taken from ACLK, SMCLK, and UC1CLK chosen with UCSSELx. The frequency is then divided by the value in the UCBRx I2C mode selected using UCMODEx bit in the control register. I²C Protocol A simple example of a transfer on I²C is shown in Figure 10.12, where the master reads a single byte from the slave. Transfers consist of a sequence of 8-bit bytes, which are sent with the MSB first and must be acknowledged to confirm successful reception. The recipient does this by writing a further acknowledgment (A) bit of 0 to SDA. 1. The master sends a start condition (S) by pulling SDA low while SCL is high. 2. The master starts the clock and puts the first bit of the address on SDA after SCL has gone low. 3. The value on SDA is valid after SCL has gone high and is read by all slaves on the bus. 4. The last two steps are repeated until all 7 bits of the address have been sent. 5. The final bit of the first byte specifies the direction for the rest of the transfer. Here it is R/W= 1, which shows that the master wishes to read data from the slave.
16 IV B.Tech. I Sem (R13) ECE : Embedded Systems : UNIT The ninth bit is the acknowledgment (A or Ack), which is low and is sent by the slave that recognizes its address. 7. The master must check that a slave acknowledges the address and abort the transfer if the low bit is missing. 8. The next 8 clock cycles are used to transmit 1 byte of data from the slave to the master. The master continues to provide the clock. 9. The 9 th bit would normally be an acknowledgment bit, which signals to the slave that the master has received sufficient data. 10. There is a final cycle of the clock to set up the stop signal (P). The master sends a stop condition (S) by pulling SDA high while SCL is high. Thus transfers Begin with a start condition (S), shown by a falling edge on SDA while SCL is high. End with a stop condition (P), shown by a rising edge on SDA while SCL is high. Both the SCL and SDA lines are high before a start condition and after a stop condition, which is the idle state of the bus UCAxCTL0, USCI_Ax Control Register 0 : UCA10 UCSLA10 UCMM -- UCMST UCMODEx = 11 UCSYNC=1 Bit 7 UCA10 Own Address mode select 0 Own address is a 7-bit address 1 Own address is a 10-bit address Bit 6 UCSLA10 Slave addressing mode select 0 Address slave with 7-bit address 1 Address slave with 10-bit address Bit 5 UCMM Multi-master environment select 0 Single master environment. 1 Multi-master environment Bit 4 NOT USED Bit 3 UCMST Master mode select 0 Slave mode 1 Master mode If UNSYNC = 1 then Bit 2-1 UCMODEx USCI mode pin SPI 01 4-pin SPI with UCSTE active high 10 4-pin SPI with UCSTE active high 11 I2C Bit 0 UCSYNC Synchronous mode enable 0 Asynchronous mode 1 Synchronous mode
UNIT IV SERIAL COMMUNICATIONS
UNIT IV SERIAL COMMUNICATIONS Serial channels are the main form of communications used in digital systems nowadays. Diverse forms of serial communication formats and protocols can be found in applications
More informationCPE 323: MSP430 Serial Communication
CPE 323: MSP430 Serial Communication Aleksandar Milenkovic Electrical and Computer Engineering The University of Alabama in Huntsville milenka@ece.uah.edu http://www.ece.uah.edu/~milenka Outline Introduction
More informationor between microcontrollers)
: Communication Interfaces in Embedded Systems (e.g., to interface with sensors and actuators or between microcontrollers) Spring 2016 : Communication Interfaces in Embedded Systems Spring (e.g., 2016
More informationUniversität Dortmund. IO and Peripheral Interfaces
IO and Peripheral Interfaces Microcontroller System Architecture Each MCU (micro-controller unit) is characterized by: Microprocessor 8,16,32 bit architecture Usually simple in-order microarchitecture,
More informationMicrocontrollers and Interfacing
Microcontrollers and Interfacing Week 10 Serial communication with devices: Serial Peripheral Interconnect (SPI) and Inter-Integrated Circuit (I 2 C) protocols College of Information Science and Engineering
More informationGrowing Together Globally Serial Communication Design In Embedded System
Growing Together Globally Serial Communication Design In Embedded System Contents Serial communication introduction......... 01 The advantages of serial design......... 02 RS232 interface......... 04 RS422
More informationInterfacing Techniques in Embedded Systems
Interfacing Techniques in Embedded Systems Hassan M. Bayram Training & Development Department training@uruktech.com www.uruktech.com Introduction Serial and Parallel Communication Serial Vs. Parallel Asynchronous
More informationBasics of UART Communication
Basics of UART Communication From: Circuit Basics UART stands for Universal Asynchronous Receiver/Transmitter. It s not a communication protocol like SPI and I2C, but a physical circuit in a microcontroller,
More informationECE2049: Embedded Computing in Engineering Design C Term Spring 2018
ECE2049: Embedded Computing in Engineering Design C Term Spring 2018 Lecture #19: Using SPI The LCD Screen and DAC Reading for Today: User's Manual Ch 35, Davies 101.5, DAC datasheet Reading for Next Class:
More informationSerial Peripheral Interface (SPI)
Serial Peripheral Interface (SPI) MSP432 SPI eusci = enhanced Universal Serial Communications Interface 2 tj MSP432 SPI ARM (AMBA Compliant) 7/8 bit transmission Master/Slave LSB/MSB first Separate RX/TX
More informationRaspberry Pi - I/O Interfaces
ECE 1160/2160 Embedded Systems Design Raspberry Pi - I/O Interfaces Wei Gao ECE 1160/2160 Embedded Systems Design 1 I/O Interfaces Parallel I/O and Serial I/O Parallel I/O: multiple input/output simultaneously
More informationEmbedded Systems and Software. Serial Interconnect Buses I 2 C (SMB) and SPI
Embedded Systems and Software Serial Interconnect Buses I 2 C (SMB) and SPI I2C, SPI, etc. Slide 1 Provide low-cost i.e., low wire/pin count connection between IC devices There are many of serial bus standards
More informationIntroduction to I2C & SPI. Chapter 22
Introduction to I2C & SPI Chapter 22 Issues with Asynch. Communication Protocols Asynchronous Communications Devices must agree ahead of time on a data rate The two devices must also have clocks that are
More informationSerial Buses in Industrial and Automotive Applications
Serial Buses in Industrial and Automotive Applications Presented by Neelima Chaurasia Class: #368 1 Overview As consumer electronics, computer peripherals, vehicles and industrial applications add embedded
More informationEE 456 Fall, Table 1 SPI bus signals. Figure 1 SPI Bus exchange of information between a master and a slave.
EE 456 Fall, 2009 Notes on SPI Bus Blandford/Mitchell The Serial Peripheral Interface (SPI) bus was created by Motorola and has become a defacto standard on many microcontrollers. This is a four wire bus
More informationSerial Peripheral Interface. What is it? Basic SPI. Capabilities. Protocol. Pros and Cons. Uses
Serial Peripheral Interface What is it? Basic SPI Capabilities Protocol Serial Peripheral Interface http://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/ SPI_single_slave.svg/350px-SPI_single_slave.svg.png
More informationSerial Communication. Spring, 2018 Prof. Jungkeun Park
Serial Communication Spring, 2018 Prof. Jungkeun Park Serial Communication Serial communication Transfer of data over a single wire for each direction (send / receive) Process of sending data one bit at
More informationUnderstanding SPI with Precision Data Converters
Understanding SPI with Precision Data Converters By: Tony Calabria Presented by: 1 Communication Comparison SPI - Serial Peripheral Interface Bus I2C - Inter- Integrated Circuit Parallel Bus Advantages
More informationMcMaster University Embedded Systems. Computer Engineering 4DS4 Lecture 6 Serial Peripherals Amin Vali Feb. 2016
McMaster University Embedded Systems Computer Engineering 4DS4 Lecture 6 Serial Peripherals Amin Vali Feb. 2016 Serial Peripherals I2C Inter-IC Bus X/Y Coord. RGB data LCD config controller LCD data controller
More informationSerial Peripheral Interface (SPI) Last updated 8/7/18
Serial Peripheral Interface (SPI) Last updated 8/7/18 MSP432 SPI eusci = enhanced Universal Serial Communications Interface 2 tj MSP432 SPI ARM (AMBA Compliant) 7/8 bit transmission Master/Slave LSB/MSB
More informationAddressing scheme to address a specific devices on a multi device bus Enable unaddressed devices to automatically ignore all frames
23. USART 23.1 Features Full-duplex operation Asynchronous or synchronous operation Synchronous clock rates up to 1/2 of the device clock frequency Asynchronous clock rates up to 1/8 of the device clock
More informationHello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features
Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features of this USART interface, which is widely used for serial
More informationDesign and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso
Design and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso Microcontroller It is essentially a small computer on a chip Like any computer, it has memory,
More informationSerial Communication. Simplex Half-Duplex Duplex
1.5. I/O 135 Serial Communication Simplex Half-Duplex Duplex 136 Serial Communication Master-Slave Master Master-Multi-Slave Master Slave Slave Slave (Multi-)Master Multi-Slave Master Slave Slave Slave
More informationOUTLINE. SPI Theory SPI Implementation STM32F0 SPI Resources System Overview Registers SPI Application Initialization Interface Examples
SERIAL PERIPHERAL INTERFACE (SPI) George E Hadley, Timothy Rogers, and David G Meyer 2018, Images Property of their Respective Owners OUTLINE SPI Theory SPI Implementation STM32F0 SPI Resources System
More informationRL78 Serial interfaces
RL78 Serial interfaces Renesas Electronics 00000-A Introduction Purpose This course provides an introduction to the RL78 serial interface architecture. In detail the different serial interfaces and their
More informationLecture 25 March 23, 2012 Introduction to Serial Communications
Lecture 25 March 23, 2012 Introduction to Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications Asynchronous Serial (e.g., SCI, RS-232) Synchronous
More informationAmarjeet Singh. January 30, 2012
Amarjeet Singh January 30, 2012 Website updated - https://sites.google.com/a/iiitd.ac.in/emsys2012/ Lecture slides, audio from last class Assignment-2 How many of you have already finished it? Final deadline
More informationParallel Data Transfer. Suppose you need to transfer data from one HCS12 to another. How can you do this?
Introduction the Serial Communications Huang Sections 9.2, 10.2, 11.2 SCI Block User Guide SPI Block User Guide IIC Block User Guide o Parallel vs Serial Communication o Synchronous and Asynchronous Serial
More informationIntroduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications
Introduction the Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications o Asynchronous Serial (SCI, RS-232) o Synchronous Serial (SPI, IIC) The MC9S12
More informationDigital Storage Oscilloscope
Digital Storage Oscilloscope GDS-3000 Series SERIAL DECODE MANUAL GW INSTEK PART NO. 82DS-SBD00U01 ISO-9001 CERTIFIED MANUFACTURER October 2010 This manual contains proprietary information, which is protected
More informationSPI 3-Wire Master (VHDL)
SPI 3-Wire Master (VHDL) Code Download Features Introduction Background Port Descriptions Clocking Polarity and Phase Command and Data Widths Transactions Reset Conclusion Contact Code Download spi_3_wire_master.vhd
More informationCommunication. Chirag Sangani
Communication Scope of Communication Telephones and cell phones. Satellite networks. Radio and DTH services. Campus LAN and wireless. Internet. Intra-galactic communication. Essentials of Communication
More informationApp Note Application Note: Addressing Multiple FPAAs Using a SPI Interface
Rev: 1.0.0 Date: 23 rd Jan 2015 App Note - 310 Application Note: Addressing Multiple FPAAs Using a SPI Interface TABLE OF CONTENTS 1 PURPOSE... 2 2 THE SPI INTERFACE... 3 2.1 OVERVIEW... 3 2.2 DETAILED
More informationTutorial for I 2 C Serial Protocol
Tutorial for I 2 C Serial Protocol (original document written by Jon Valdez, Jared Becker at Texas Instruments) The I 2 C bus is a very popular and powerful bus used for communication between a master
More informationAn SPI interface for the 65(C)02 family of microprocessors
Rev 4/B Dec 30, 2011 65SPI/B An SPI interface for the 65(C)02 family of microprocessors This device was created to provide a basic SPI interface for the 65xx family of microprocessors. Currently, the only
More informationDesign with Microprocessors
Design with Microprocessors Lecture 6 Interfaces for serial communication Year 3 CS Academic year 2017/2018 1 st Semester Lecturer: Radu Dănescu Serial communication modules on AVR MCUs Serial Peripheral
More informationSerial Communications
1 Serial Interfaces 2 Embedded systems often use a serial interface to communicate with other devices. Serial Communications Serial implies that it sends or receives one bit at a time. Serial Interfaces
More information17. I 2 C communication channel
17. I 2 C communication channel Sometimes sensors are distant to the microcontroller. In such case it might be impractical to send analog signal from the sensor to the ADC included in the microcontroller
More informationHello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of
Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of this interface, which is widely used for serial communications.
More informationSerial Communication Prof. James L. Frankel Harvard University. Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved.
Serial Communication Prof. James L. Frankel Harvard University Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved. Overview of the Serial Protocol Simple protocol for communicating
More informationReal-Time Embedded Systems. CpE-450 Spring 06
Real-Time Embedded Systems CpE-450 Spring 06 Class 5 Bruce McNair bmcnair@stevens.edu 5-1/42 Interfacing to Embedded Systems Distance 100 m 10 m 1 m 100 cm 10 cm "Transmission line" capacitance ( C) Distance
More informationSerial Communication
Serial Communication What is serial communication? Basic Serial port operation. Classification of serial communication. (UART,SPI,I2C) Serial port module in PIC16F887 IR Remote Controller Prepared By-
More informationFPGA Implementation Of SPI To I2C Bridge
FPGA Implementation Of SPI To I2C Bridge Abhilash S.Warrier Akshay S.Belvadi Dhiraj R.Gawhane Babu Ravi Teja K Abstract Today s electronic system is not a standalone unit instead working in a group, where
More informationDevelopment and research of different architectures of I 2 C bus controller. E. Vasiliev, MIET
Development and research of different architectures of I 2 C bus controller E. Vasiliev, MIET I2C and its alternatives I²C (Inter-Integrated Circuit) is a multi-master serial computer bus invented by Philips
More informationI2C a learn.sparkfun.com tutorial
I2C a learn.sparkfun.com tutorial Available online at: http://sfe.io/t82 Contents Introduction Why Use I2C? I2C at the Hardware Level Protocol Resources and Going Further Introduction In this tutorial,
More informationPart 1 Using Serial EEPROMs
Part 1 Using Serial EEPROMs copyright 1997, 1999 by Jan Axelson If you have a project that needs a modest amount of nonvolatile, read/write memory, serial EEPROM may be the answer. These tiny and inexpensive
More informationDHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EE Microcontroller Based System Design
DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6008 - Microcontroller Based System Design UNIT III PERIPHERALS AND INTERFACING PART A 1. What is an
More information< W3150A+ / W5100 Application Note for SPI >
< W3150A+ / W5100 Application Note for SPI > Introduction This application note describes how to set up the SPI in W3150A+ or W5100. Both the W3150A+ and W5100 have same architecture. W5100 is operated
More informationAn SPI Temperature Sensor Interface with the Z8 Encore! SPI Bus
Application Note An SPI Temperature Sensor Interface with the Z8 Encore! SPI Bus AN012703-0608 Abstract This Application Note provides an overview of Zilog s Z8 Encore! Serial Peripheral Interface (SPI)
More information18-349: Introduction to Embedded Real-Time Systems
18-349: Introduction to Embedded Real-Time Systems Embedded Real-Time Systems Lecture 5: Serial Buses Anthony Rowe Electrical and Computer Engineering Carnegie Mellon University Last Lecture ARM ASM Part
More informationPIN ASSIGNMENT PIN DESCRIPTION
www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +120 C. Fahrenheit equivalent is -67 F to +248 F Thermometer accuracy is ±2.0 C Thermometer
More informationTemperature Sensor TMP2 PMOD Part 1
Temperature Sensor TMP2 PMOD Part 1 Overview of the Temperature Sensor and I 2 C Interfacing Reference Sites: Diligent Temp2 PMOD: http://www.digilentinc.com/products/detail.cfm?navpath=2,401,961&prod=pmod-tmp2
More informationPIC16C7X 11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE SSP Module Overview. Applicable Devices
Applicable Devices PIC16C7X 11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE 11.1 SSP Module Overview The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral
More informationspi 1 Fri Oct 13 13:04:
spi 1 Fri Oct 1 1:: 1.1 Introduction SECTION SERIAL PERIPHERAL INTERFACE (SPI) The SPI module allows full-duplex, synchronous, serial communication with peripheral devices.. Features Features of the SPI
More informationSection 16. Basic Sychronous Serial Port (BSSP)
M 16 Section 16. Basic Sychronous Serial Port (BSSP) BSSP HIGHLIGHTS This section of the manual contains the following major topics: 16.1 Introduction...16-2 16.2 Control Registers...16-3 16.3 SPI Mode...16-6
More informationSPI Block User Guide V02.07
DOCUMENT NUMBER S12SPIV2/D SPI Block User Guide V02.07 Original Release Date: 21 JAN 2000 Revised: 11 Dec 2002 Motorola, Inc. Motorola reserves the right to make changes without further notice to any products
More information1.3inch OLED User Manual
1.3inch OLED User Manual 1. Key Parameters Table 1: Key Parameters Driver Chip SH1106 Interface 3-wire SPI 4-wire SPI I2C Resolution 128*64 Display Size 1.3 inch Dimension 29mm*33mm Colors Yellow, Blue
More informationASNTu2s PCB with Tiger Board USB to 7-Channel 3-Wire Interface Bridge Application Notes
ASNTu2s PCB with Tiger Board USB to 7-Channel 3-Wire Interface Bridge Application Notes Table of Contents Tiger Board Description... 2 ASNTu2s Description... 2 Software Installation... 3 Bridge and GUI
More informationUART TO SPI SPECIFICATION
UART TO SPI SPECIFICATION Author: Dinesh Annayya dinesha@opencores.org Table of Contents Preface... 3 Scope... 3 Revision History... 3 Abbreviations... 3 Introduction... 3 Architecture... 4 Baud-rate generator
More informationCprE 488 Embedded Systems Design. Lecture 4 Interfacing Technologies
CprE 488 Embedded Systems Design Lecture 4 Interfacing Technologies Joseph Zambreno Electrical and Computer Engineering Iowa State University www.ece.iastate.edu/~zambreno rcl.ece.iastate.edu Never trust
More informationSerial Communications
April 2014 7 Serial Communications Objectives - To be familiar with the USART (RS-232) protocol. - To be able to transfer data from PIC-PC, PC-PIC and PIC-PIC. - To test serial communications with virtual
More informationReview for Exam 3. Write 0x05 to ATD0CTL4 to set at fastest conversion speed and 10-bit conversions
Review for Exam 3 A/D Converter Power-up A/D converter (ATD0CTL2) Write 0x05 to ATD0CTL4 to set at fastest conversion speed and 10-bit conversions Write 0x85 to ATD0CTL4 to set at fastest conversion speed
More informationHZX N03 Bluetooth 4.0 Low Energy Module Datasheet
HZX-51822-16N03 Bluetooth 4.0 Low Energy Module Datasheet SHEN ZHEN HUAZHIXIN TECHNOLOGY LTD 2017.7 NAME : Bluetooth 4.0 Low Energy Module MODEL NO. : HZX-51822-16N03 VERSION : V1.0 1.Revision History
More informationMicrocontrollers and Interfacing week 10 exercises
1 SERIAL PERIPHERAL INTERFACE (SPI) HARDWARE Microcontrollers and Interfacing week 10 exercises 1 Serial Peripheral Interface (SPI) hardware Complex devices (persistent memory and flash memory cards, D/A
More informationThe 9S12 Serial Peripheral Inteface (SPI) Huang Section 10.2 through 10.6 SPI Block User Guide
The 9S12 Serial Peripheral Inteface (SPI) Huang Section 102 through 106 SPI Block User Guide The 9S12 Serial Peripheral Interface (SPI) The 9S12 has a Synchronous Serial Interface On the 9S12 it is called
More informationSerial Communication. Simplex Half-Duplex Duplex
1.5. I/O 128 Serial Communication Simplex Half-Duplex Duplex 129 Serial Communication Master-Slave Master Master-Multi-Slave Master Slave Slave Slave (Multi-)Master Multi-Slave Master Slave Slave Slave
More informationMIKROPROCESORY PRO VÝKONOVÉ SYSTÉMY. Serial Data Transmission (Stručný přehled) České vysoké učení technické Fakulta elektrotechnická
MIKROPROCESORY PRO VÝKONOVÉ SYSTÉMY Serial Data Transmission (Stručný přehled) České vysoké učení technické Fakulta elektrotechnická Ver.1.10 J. Zděnek, 2017 Serial data transfer - principle Serial data
More informationDesign Development and Implementation of SPI
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 65 69 65 Design Development and Implementation of SPI A. Sirisha Kurnool (DT), A.P, INDIA M. Sravanthi
More informationI2C Master-Slave Connection
ZBasic Application Note AN-219 Implementing I2C and SPI Slaves Introduction With the introduction of native mode ZX devices it became possible to implement a broader range of applications, notable among
More informationTo be familiar with the USART (RS-232) protocol. To be familiar with one type of internal storage system in PIC (EEPROM).
Lab # 6 Serial communications & EEPROM Objectives To be familiar with the USART (RS-232) protocol. To be familiar with one type of internal storage system in PIC (EEPROM). Serial Communications Serial
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 7 Design of Microprocessor-Based Systems Matt Smith University of Michigan Serial buses, digital design Material taken from Brehob, Dutta, Le, Ramadas, Tikhonov & Mahal 1 Timer Program //Setup Timer
More informationDESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG
DESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG DISHA MALIK Masters of Technology Scholar, Department of Electronics & Communication Engineering, Jayoti Vidyapeeth Women s University, Jaipur INDIA
More informationMicrocontroller Systems. ELET 3232 Topic 23: The I 2 C Bus
Microcontroller Systems ELET 3232 Topic 23: The I 2 C Bus Objectives To understand the basics of the I 2 C bus To understand the format of a serial transmission between I 2 C devices To understand how
More informationLaboratory 5 Communication Interfaces
Laboratory 5 Communication Interfaces Embedded electronics refers to the interconnection of circuits (micro-processors or other integrated circuits) with the goal of creating a unified system. In order
More informationApplication Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers
Application Note, V1.0, Jul. 2006 AP16095 XC16x Interfacing the XC16x Microcontroller to a Serial SPI EEPROM Microcontrollers Edition 2006-07-10 Published by Infineon Technologies AG 81726 München, Germany
More informationUniversity of Texas at El Paso Electrical and Computer Engineering Department. EE 3176 Laboratory for Microprocessors I.
University of Texas at El Paso Electrical and Computer Engineering Department EE 3176 Laboratory for Microprocessors I Fall 2016 LAB 08 UART Communication Goals: Learn about UART Communication and the
More informationSILICON MICROSTRUCTURES
Digital Communication with SM5800 Series Parts OVERVIEW The SM5800 series pressure product offers the corrected pressure output in both analog and digital formats. Accessing the analog output is an easy
More informationUART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n
October 2012 Reference Design RD1138 Introduction The Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel conversion on data characters received from a peripheral device or a
More informationMore on the 9S12 SPI Using the Dallas Semiconductor DS1302 Real Time Clock with the 9S12 SPI
More on the 9S12 SPI Using the Dallas Semiconductor DS1302 Real Time Clock with the 9S12 SPI Using the 9S12 SPI The SPI has a data register (SPIDR) and a shift register. To write data to the SPI, you write
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 10: Serial buses October 2, 2014 Some material from: Brehob, Le, Ramadas, Tikhonov & Mahal 1 Announcements Special
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Mark Brehob University of Michigan Timers Material taken from Dreslinski, Dutta, Le, Ramadas, Smith, Tikhonov & Mahal 1 Agenda A bit on timers Project overview
More informationLB5900 Series Power Sensor SPI & I2C Interface Guide
LB5900 Series Power Sensor SPI & I2C Interface Guide TABLE OF CONTENTS TABLE OF CONTENTS... 1 NOTICE... 4 GENERAL... 5 Sensor Power... 6 Data Line Electrical Specifications... 6 Commands, Data Transmission
More informationPreliminary Data MOS IC. Type Ordering Code Package SDA Q67100-H5096 P-DIP-8-1
Nonvolatile Memory 4-Kbit E 2 PROM with I 2 C Bus Interface SDA 2546-5 Preliminary Data MOS IC Features Word-organized reprogrammable nonvolatile memory in n-channel floating-gate technology (E 2 PROM)
More informationConcepts of Serial Communication
Section 6. Serial Communication Communication Using Serial Interfaces: UART and SPI Concepts of Serial Communication Limitations of Parallel Bus Clock skew becomes a serious issue for high speed and long
More informationPreliminary Data MOS IC. Type Ordering Code Package SDA Q67100-H5092 P-DIP-8-1
Nonvolatile Memory 1-Kbit E 2 PROM SDA 2516-5 Preliminary Data MOS IC Features Word-organized reprogrammable nonvolatile memory in n-channel floating-gate technology (E 2 PROM) 128 8-bit organization Supply
More informationDigital Storage Oscilloscope
Digital Storage Oscilloscope GDS-2000A Series OPTIONS USER MANUAL ISO-9001 CERTIFIED MANUFACTURER This manual contains proprietary information, which is protected by copyright. All rights are reserved.
More informationLecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all
Lecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all bits of a data word are transformed simultaneously. This
More informationELE492 Embedded System Design
Overview ELE9 Embedded System Design Examples of Human I/O Interfaces Types of System Interfaces Use of standards RS Serial Communication Overview of SPI, I C, L, and CAN Class //0 Eugene Chabot Examples
More informationSection 5 SERCOM. Tasks SPI. In this section you will learn:
Section 5 SERCOM SPI Tasks In this section you will learn: SPI protocol SERCOM Engine on SAMD20 How to use SERRCOM in SPI mode Implementation of SPI communication 04/12/2013 Table of Contents 1. The SPI
More informationAN-895 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com ADuC702x MicroConverter I 2 C -Compatible Interface by Michael Looney
More informationHello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used
Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used to connect devices such as microcontrollers, sensors,
More informationICS Humla CTF. Copyright 2017 Payatu https://www.payatu.com 1
ICS Humla CTF BY ARUN MANE SR. SECURITY RESEARCHER Copyright 2017 Payatu https://www.payatu.com 1 About Sr. Security Researcher at Payatu Software Labs Focused in IoT, ICS, Vehicle Security Co-Trainer
More informationHP 48 I/O Technical Interfacing Guide
HP 48 I/O Technical Interfacing Guide HP 48 I/0 Technical Interfacing Guide CONTENTS INTRODUCTION... 3 WIRED SERIAL I/O HARDWARE... 3 CABLE WIRING... 3 SERIAL FORMAT... 5 Example: an 'H' (48 hex)... 5
More informationMore on IO: The Universal Serial Bus (USB)
ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up
More informationi_csn i_wr i_rd i_cpol i_cpha i_lsb_first i_data [15:0] o_data [15:0] o_tx_ready o_rx_ready o_rx_error o_tx_error o_tx_ack o_tx_no_ack
October 2012 Introduction Reference Design RD1142 The Serial Peripheral Interface (SPI) is used primarily for synchronous serial communication between a host processor and its peripherals. The SPI bus
More informationHow to Implement I 2 C Serial Communication Using Intel MCS-51 Microcontrollers
APPLICATION NOTE How to Implement I 2 C Serial Communication Using Intel MCS-51 Microcontrollers SABRINA D QUARLES APPLICATIONS ENGINEER April 1993 Order Number 272319-001 Information in this document
More informationUser-configurable Resolution. 9 to 12 bits (0.5 C to C)
AT30TS74 9- to 12-bit Selectable, ±1.0 C Accurate Digital Temperature Sensor DATASHEET Features Single 1.7V to 5.5V Supply Measures Temperature From -55 C to +125 C Highly Accurate Temperature Measurements
More informationFor reference only Refer to the latest documents for details
STM32F3 Technical Training For reference only Refer to the latest documents for details Serial peripheral interface SPI 3 SPI Features (1/2) 3 Full duplex synchronous transfers (3 lines) Half duplex/simplex
More informationUser-configurable Resolution. 9 to 12 bits (0.5 C to C)
AT30TS75A 9- to 12-bit Selectable, ±0.5 C Accurate Digital Temperature Sensor DATASHEET See Errata in Section 12. Features Single 1.7V to 5.5V Supply Measures Temperature -55 C to +125 C Highly Accurate
More information