Commercial Network Processors
|
|
|
- Agnes Sherman
- 5 years ago
- Views:
Transcription
1 Commercial Network Processors ECE 697J December 5 th, 2002 ECE 697J 1
2 AMCC np7250 Network Processor Presenter: Jinghua Hu ECE 697J 2
3 AMCC np7250 Released in April 2001 Packet and cell processing Full-duplex OC-48c Network Processor Nominated for Microprocessor Report Analysts Choice Award ECE 697J 3
4 General Features Offers layer 2, 3, 4 and above packet/cell processing at wire speed Supports multi-service cell/packet switching/routing in Clear Channel Mode Multi-Channel Modes Wide range of applications ECE 697J 4
5 Hardware: npcore npcore Model Hardware multi-threading Optimized Network Instruction Set Computing Zero-cycle context switching Four On-chip Coprocessors Dual npcores offer OC-48c bandwidth ECE 697J 5
6 Hardware: Co-processors Four Embedded co-processors Packet Transform Engine Policy Engine Statistics Engine Special Purpose Engine ECE 697J 6
7 Programming Model Fundamentally simplified multi-processor programming model Single-stage, run to completion Each packet/cell executes in a single thread on a single core Facilitate software developers ECE 697J 7
8 AMCC solution set np7250 OC-48c Network Processor npx Gbps Traffic Manager npx Gbps Switch Fabric ECE 697J 8
9 Motorola C-5E Network Processor ECE697J: Active Network Presenter: Jianhong Xia 12/05/2002 ECE 697J 9
10 Product Picture The C-5e Network Processor (NP) Second generation of the C-Port family of network processors Most integrated, flexible, and functionally-rich processor ECE 697J 10
11 Block Diagram ECE 697J 11
12 Block Diagram ECE 697J 12
13 Features (1) Processor & Power Consumption 266MHZ, 9W, 1.2V typical Bandwidth & Computing Power 5GBPS, non-blocking throughput, 4,500 MIPS RISC Cores & Co-Processors 17 programmable RISC Cores for cell/packet forwarding 32 programmable Serial Data Processors for processing bit streams On-chip classification coprocessor supporting over 46 million IPv4 lookups/second ECE 697J 13
14 Features (2) Flexible interfaces any serial or parallel protocol individual port data rate from DS1 to OC-48c/STM-16 External C-Port Q-5 TMC (Traffic Management Coprocessor) advanced QoS Simple and efficient programming C-language with standard APIs Royalty-free reference applications Key alliances in fabrics, coprocessors, network software, and design services ECE 697J 14
15 Channel Processor Consists of Dedicated RISC Core Dual Serial Data Processors (SDPs) Data encoding/decoding Framing / Formatting / Parsing Error checking (CRCs) Control programmable external pin logic ECE 697J 15
16 Executive Processor Centralized computing resource Manages the system interfaces Conventional supervisory tasks Reset and initialization of the C-5e NP Program loading and control of CPs Centralized exception handling Management of a host interface through the PCI Management of system interfaces (PCI, Serial Bus, PROM) ECE 697J 16
17 Table Lookup Unit Classification Engine High-speed, Flexible 46 million IPv4 lookups per second ECE 697J 17
18 Queue Management Unit Support QoS Management Up to 512 queue to satisfy the traffic management requirements More powerful with Q-5 TMC (Traffic Management Coprocessor) ECE 697J 18
19 Buffer Management Unit Interfaces to Single Data Rate Synchronous DRAM. Used as buffers for receiving and transmitting data between CPs, the FP, and the XP Used as second level storage in the XP memory hierarchy ECE 697J 19
20 Agere Payload Plus Jayakrishnan Nair ECE 697J 20
21 Traditional NP Approach Custom ICs for wire-speed routing/ queuing High Development Costs Long time to market No Flexibility or scalability to support future enhancements (IPv6) ECE 697J ECE697J Advanced Topics in Computer Networks 21
22 Traditional Methods Insufficient ECE 697J ECE697J Advanced Topics in Computer Networks 22
23 The Novel Agere s Approach Have a highly pipelined Chipset for fast Data-Path ECE 697J ECE697J Advanced Topics in Computer Networks 23
24 How is Agere s Approach Novel? The Payload Plus is a breakthrough 3-chip solution for handling fast traffic, as in OC-48 or Gbps networks Performs all of the classification, policing, traffic management, QoS, traffic shaping and packet modification functions needed for Gbps network platform Focus on wire-speed data stream, by working in tandem with physical interface devices, microprocessors, and backplane fabric offerings ECE 697J ECE697J Advanced Topics in Computer Networks 24
25 The Payload Plus Family Payload plus NPU family has three chips Fast Pattern Processor (FPP) Routing Switching Processor (RSP) Agere System Interface (ASI) These chips are connected to: Physical Layer (PHY) - For Data to Come In BackPlane Interface (BPI) Data Out Microprocessor (µp) For Data Processing ECE 697J ECE697J Advanced Topics in Computer Networks 25
26 The Payload Plus Chipset Agere Chipset forms the wire-speed path ECE 697J ECE697J Advanced Topics in Computer Networks 26
27 Fast Pattern Processor (FPP) Functions Recognition, Classification Packet Filtering Functional Processing Assembly if necessary ECE 697J ECE697J Advanced Topics in Computer Networks 27
28 Fast Pattern Processor (FPP) Programmable classification up to Layer 7 High performance scalable architecture Highly pipelined multi-threaded processing of PDUs Table lookup with millions of entries & variable entry lengths Eliminates need for external CAMs; Functional Programming Language (FPL) compatible Configurable UTOPIA/POS interfaces ATM re-assembly at OC-48c rates Simplifies design and reduces development cost and time ECE 697J ECE697J Advanced Topics in Computer Networks 28
29 FPP System Architecture ECE 697J ECE697J Advanced Topics in Computer Networks 29
30 Routing Switch Processor (RSP) Functions Transmit queuing Quality of Service (QoS) Class of Service (CoS) Packet Modification including segmentation ECE 697J ECE697J Advanced Topics in Computer Networks 30
31 Routing Switch Processor (RSP) Programmable packet modifications Discard Policy, QoS, CoS 16 levels of priority Support for Multicast Generates required CRC/ Checksum OC-48c bandwidth Support for emerging applications High performance architecture pipelined processing Smart processing at very high bandwidths ECE 697J ECE697J Advanced Topics in Computer Networks 31
32 RSP System Architecture ECE 697J ECE697J Advanced Topics in Computer Networks 32
33 The Software Landscape Agere Chipset forms the wire-speed path ECE 697J ECE697J Advanced Topics in Computer Networks 33
34 The Chip Details TSMC 0.18um Technology, Max Power Consumption- 6.2 Watts 26.4 Million Transistors, 1.33 Million RAM bits ECE 697J ECE697J Advanced Topics in Computer Networks 34
35 Bandwidth vs. Payload Length ECE 697J ECE697J Advanced Topics in Computer Networks 35
36 IPv6 Forwarding (ATM) ECE 697J ECE697J Advanced Topics in Computer Networks 36
37 Conclusions Value Add Elements: Classifications Statistics Gathering Buffer Management QoS, CoS Management Data Modifications Overheads: Linked List and Queue Maintenance Parallel Processing Pipeline Processing ECE 697J ECE697J Advanced Topics in Computer Networks 37
38 Thank You ECE 697J ECE697J Advanced Topics in Computer Networks 38
39 EZchip NP-1 Presented by Hemant Kumar ECE 697J 39
40 Ezchip Task optimized processors 4 types of tasks :parse, search, resolve and modify Pipelined Superscalar (multiple instances of each processor) Multiple Embedded memory cores No caches 40 ECE 697J
41 Architecture 41 ECE 697J
42 Vitesse IQ2000 Youngsuk Jun ECE 697J 42
43 Applications Complex multi-protocol routing QoS Classification Filtering Stateful inspection Traffic policing Traffic grooming/shaping Multicast/stream management Address translation ECE 697J 43
44 Highlights ECE 697J 44
45 Architecture ECE 697J 45
46 Solutions ECE 697J 46
47 Lexra NetVortex Presented by Ramaswamy Ramaswamy ECE 697J 47
48 Lexra NetVortex PowerPlant (NVP) ECE 697J, Fall 2002
49 Features OC-192, OC-768 processing (10 Gbps to 40 Gbps) 16 LX8380 packet processors (420MHz) 128kB on-chip SRAM 0.13um process 12W typical power dissipation
50 LX8380 Packet Processing Device MIPS ISA based Special instructions for packet processing Bit field manipulation Check sum computation Hardware multi-threading support (4 threads) Fine grained HMT 16 kb I-cache, D-cache Crossbar switch allows access of shared resources
51 LX4580 Processor
The Network Processor Revolution
The Network Processor Revolution Fast Pattern Matching and Routing at OC-48 David Kramer Senior Design/Architect Market Segments Optical Mux Optical Core DWDM Ring OC 192 to OC 768 Optical Mux Carrier
CSE398: Network Systems Design
CSE398: Network Systems Design Instructor: Dr. Liang Cheng Department of Computer Science and Engineering P.C. Rossin College of Engineering & Applied Science Lehigh University April 04, 2005 Outline Recap
Network Processors. Douglas Comer. Computer Science Department Purdue University 250 N. University Street West Lafayette, IN
Network Processors Douglas Comer Computer Science Department Purdue University 250 N. University Street West Lafayette, IN 47907-2066 http://www.cs.purdue.edu/people/comer Copyright 2003. All rights reserved.
Topic & Scope. Content: The course gives
Topic & Scope Content: The course gives an overview of network processor cards (architectures and use) an introduction of how to program Intel IXP network processors some ideas of how to use network processors
Introducing Motorola s New Network Processing Solutions
Introducing Motorola s New Network Processing Solutions Solving the Design Challenges of Access Applications Off. All other product or service names are the property of their respective owners. Motorola,
High-Speed Network Processors. EZchip Presentation - 1
High-Speed Network Processors EZchip Presentation - 1 NP-1c Interfaces Switch Fabric 10GE / N x1ge or Switch Fabric or Lookup Tables Counters SDRAM/FCRAM 64 x166/175mhz SRAM DDR NBT CSIX c XGMII HiGig
Router Architectures
Router Architectures Venkat Padmanabhan Microsoft Research 13 April 2001 Venkat Padmanabhan 1 Outline Router architecture overview 50 Gbps multi-gigabit router (Partridge et al.) Technology trends Venkat
Topics C-Ware TM Software Toolset release timeline C-Ware TM Tools Overview C-Ware TM Applications Library Overview
C-Port Family C-Ware Software Toolset CST Overview (PUBLIC) Off. All other product or service names are the property of their respective owners. Motorola, Inc. 2001. All rights reserved. Topics C-Ware
Scheduling Computations on a Software-Based Router
Scheduling Computations on a Software-Based Router ECE 697J November 19 th, 2002 ECE 697J 1 Processor Scheduling How is scheduling done on a workstation? What does the operating system do? What is the
A 400Gbps Multi-Core Network Processor
A 400Gbps Multi-Core Network Processor James Markevitch, Srinivasa Malladi Cisco Systems August 22, 2017 Legal THE INFORMATION HEREIN IS PROVIDED ON AN AS IS BASIS, WITHOUT ANY WARRANTIES OR REPRESENTATIONS,
ECE 697J Advanced Topics in Computer Networks
ECE 697J Advanced Topics in Computer Networks Switching Fabrics 10/02/03 Tilman Wolf 1 Router Data Path Last class: Single CPU is not fast enough for processing packets Multiple advanced processors in
Multi-gigabit Switching and Routing
Multi-gigabit Switching and Routing Gignet 97 Europe: June 12, 1997. Nick McKeown Assistant Professor of Electrical Engineering and Computer Science nickm@ee.stanford.edu http://ee.stanford.edu/~nickm
IBM Network Processor, Development Environment and LHCb Software
IBM Network Processor, Development Environment and LHCb Software LHCb Readout Unit Internal Review July 24 th 2001 Niko Neufeld, CERN 1 Outline IBM NP4GS3 Architecture A Readout Unit based on the NP4GS3
Network Processors. Nevin Heintze Agere Systems
Network Processors Nevin Heintze Agere Systems Network Processors What are the packaging challenges for NPs? Caveat: I know very little about packaging. Network Processors What are the packaging challenges
An Ultra High Performance Scalable DSP Family for Multimedia. Hot Chips 17 August 2005 Stanford, CA Erik Machnicki
An Ultra High Performance Scalable DSP Family for Multimedia Hot Chips 17 August 2005 Stanford, CA Erik Machnicki Media Processing Challenges Increasing performance requirements Need for flexibility &
CSE 123A Computer Networks
CSE 123A Computer Networks Winter 2005 Lecture 8: IP Router Design Many portions courtesy Nick McKeown Overview Router basics Interconnection architecture Input Queuing Output Queuing Virtual output Queuing
A distributed architecture of IP routers
A distributed architecture of IP routers Tasho Shukerski, Vladimir Lazarov, Ivan Kanev Abstract: The paper discusses the problems relevant to the design of IP (Internet Protocol) routers or Layer3 switches
Cell Switching (ATM) Commonly transmitted over SONET other physical layers possible. Variable vs Fixed-Length Packets
Cell Switching (ATM) Connection-oriented packet-switched network Used in both WAN and LAN settings Signaling (connection setup) Protocol: Q2931 Specified by ATM forum Packets are called cells 5-byte header
KeyStone C66x Multicore SoC Overview. Dec, 2011
KeyStone C66x Multicore SoC Overview Dec, 011 Outline Multicore Challenge KeyStone Architecture Reminder About KeyStone Solution Challenge Before KeyStone Multicore performance degradation Lack of efficient
Cisco IOS Switching Paths Overview
This chapter describes switching paths that can be configured on Cisco IOS devices. It contains the following sections: Basic Router Platform Architecture and Processes Basic Switching Paths Features That
PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES
PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES Greg Hankins APRICOT 2012 2012 Brocade Communications Systems, Inc. 2012/02/28 Lookup Capacity and Forwarding
EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture
EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,
4. Shared Memory Parallel Architectures
Master rogram (Laurea Magistrale) in Computer cience and Networking High erformance Computing ystems and Enabling latforms Marco Vanneschi 4. hared Memory arallel Architectures 4.4. Multicore Architectures
Internetworking Part 1
CMPE 344 Computer Networks Spring 2012 Internetworking Part 1 Reading: Peterson and Davie, 3.1 22/03/2012 1 Not all networks are directly connected Limit to how many hosts can be attached Point-to-point:
1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
Network Processors Outline
High-Performance Networking The University of Kansas EECS 881 James P.G. Sterbenz Department of Electrical Engineering & Computer Science Information Technology & Telecommunications Research Center The
Network Processors Evolution and Current Trends May 1, Nazar Zaidi RMI Corporation, USA
Network Processors Evolution and Current Trends May 1, 2008 Nazar Zaidi RMI Corporation, USA Network Processors: Evolution & Trends Overview of Network Processing Drivers & Demands for Network Processing
Cisco ASR 1000 Series Routers Embedded Services Processors
Cisco ASR 1000 Series Routers Embedded Services Processors The Cisco ASR 1000 Series embedded services processors are based on the Cisco QuantumFlow Processor (QFP) for next-generation forwarding and queuing.
White Paper Enabling Quality of Service With Customizable Traffic Managers
White Paper Enabling Quality of Service With Customizable Traffic s Introduction Communications networks are changing dramatically as lines blur between traditional telecom, wireless, and cable networks.
ASIX Multi-Port Embedded Ethernet Product Introduction
ASIX Multi-Port Embedded Ethernet Revision 1.1 Mar. 20th, 2008 1 Revision History Revision Date Description 1.0 2008/3/7 Initial release 1.1 2008/3/20 1. Change the document name to ASIX Multi-Port Embedded
A Scalable, Cache-Based Queue Management Subsystem for Network Processors
A Scalable, Cache-Based Queue Management Subsystem for Network Processors Sailesh Kumar and Patrick Crowley Applied Research Laboratory Department of Computer Science and Engineering Washington University
P51: High Performance Networking
P51: High Performance Networking Lecture 6: Programmable network devices Dr Noa Zilberman noa.zilberman@cl.cam.ac.uk Lent 2017/18 High Throughput Interfaces Performance Limitations So far we discussed
TOC: Switching & Forwarding
TOC: Switching & Forwarding Why? Switching Techniques Switch Characteristics Switch Examples Switch Architectures Summary TOC Switching Why? Direct vs. Switched Networks: n links Single link Direct Network
TOC: Switching & Forwarding
TOC: Switching & Forwarding Why? Switching Techniques Switch Characteristics Switch Examples Switch Architectures Summary Why? Direct vs. Switched Networks: Single link Switches Direct Network Limitations:
Cisco ASR 1000 Series Aggregation Services Routers: QoS Architecture and Solutions
Cisco ASR 1000 Series Aggregation Services Routers: QoS Architecture and Solutions Introduction Much more bandwidth is available now than during the times of 300-bps modems, but the same business principles
Hardware Architecture for Protocol Processing
Linköping Studies in Science and Technology Thesis No. 911 Hardware Architecture for Protocol Processing Tomas Henriksson ISBN: 91-7373-209-5 ISSN: 0280-7971 LIU-TEK-LIC-2001:48 Department of Electrical
KeyStone C665x Multicore SoC
KeyStone Multicore SoC Architecture KeyStone C6655/57: Device Features C66x C6655: One C66x DSP Core at 1.0 or 1.25 GHz C6657: Two C66x DSP Cores at 0.85, 1.0, or 1.25 GHz Fixed and Floating Point Operations
Lecture 16: Router Design
Lecture 16: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 16 Overview End-to-end lookup and forwarding example Router internals Buffering Scheduling 2 Example:
DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM
DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President
Network Processors. Hassan Shojania
Network Processors Hassan Shojania Agenda History Challenges, features and applications Example application/routing scenario NP architecture Case study: IXP2400 Software Scalability & future 2 History
Introduction to Microprocessor
Introduction to Microprocessor Slide 1 Microprocessor A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device That reads binary instructions from a storage device
International Journal of Advanced Research in Computer Science and Software Engineering
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Pa Available online at: Analysis of Network Processor Elements Topologies Devesh Chaurasiya
15-744: Computer Networking. Routers
15-744: Computer Networking outers Forwarding and outers Forwarding IP lookup High-speed router architecture eadings [McK97] A Fast Switched Backplane for a Gigabit Switched outer Optional [D+97] Small
The Alpha Microprocessor: Out-of-Order Execution at 600 Mhz. R. E. Kessler COMPAQ Computer Corporation Shrewsbury, MA
The Alpha 21264 Microprocessor: Out-of-Order ution at 600 Mhz R. E. Kessler COMPAQ Computer Corporation Shrewsbury, MA 1 Some Highlights z Continued Alpha performance leadership y 600 Mhz operation in
Memory Systems IRAM. Principle of IRAM
Memory Systems 165 other devices of the module will be in the Standby state (which is the primary state of all RDRAM devices) or another state with low-power consumption. The RDRAM devices provide several
The iflow Address Processor Forwarding Table Lookups using Fast, Wide Embedded DRAM
Enabling the Future of the Internet The iflow Address Processor Forwarding Table Lookups using Fast, Wide Embedded DRAM Mike O Connor - Director, Advanced Architecture www.siliconaccess.com Hot Chips 12
Lecture 17: Router Design
Lecture 17: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 17 Overview Finish up BGP relationships Router internals Buffering Scheduling 2 Peer-to-Peer Relationship
Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture
Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,
ECE 1160/2160 Embedded Systems Design. Midterm Review. Wei Gao. ECE 1160/2160 Embedded Systems Design
ECE 1160/2160 Embedded Systems Design Midterm Review Wei Gao ECE 1160/2160 Embedded Systems Design 1 Midterm Exam When: next Monday (10/16) 4:30-5:45pm Where: Benedum G26 15% of your final grade What about:
Introduction to Network Processors: Building Block for Programmable High- Speed Networks. Example: Intel IXA
Introduction to Network Processors: Building Block for Programmable High- Speed Networks Example: Intel IXA Shiv Kalyanaraman Yong Xia (TA) shivkuma@ecse.rpi.edu http://www.ecse.rpi.edu/homepages/shivkuma
Embedded Systems. 7. System Components
Embedded Systems 7. System Components Lothar Thiele 7-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
Packet Switch Architectures Part 2
Packet Switch Architectures Part Adopted from: Sigcomm 99 Tutorial, by Nick McKeown and Balaji Prabhakar, Stanford University Slides used with permission from authors. 999-000. All rights reserved by authors.
Lecture 16: Network Layer Overview, Internet Protocol
Lecture 16: Network Layer Overview, Internet Protocol COMP 332, Spring 2018 Victoria Manfredi Acknowledgements: materials adapted from Computer Networking: A Top Down Approach 7 th edition: 1996-2016,
LS Example 5 3 C 5 A 1 D
Lecture 10 LS Example 5 2 B 3 C 5 1 A 1 D 2 3 1 1 E 2 F G Itrn M B Path C Path D Path E Path F Path G Path 1 {A} 2 A-B 5 A-C 1 A-D Inf. Inf. 1 A-G 2 {A,D} 2 A-B 4 A-D-C 1 A-D 2 A-D-E Inf. 1 A-G 3 {A,D,G}
LUC4AU01 ATM Layer UNI Manager (ALM)
Preliminary Product Brief Introduction The ALM IC is part of the ATLANTA chip set consisting of four devices that provide a highly integrated, innovative, and complete VLSI solution for implementing the
Cisco Series Internet Router Architecture: Packet Switching
Cisco 12000 Series Internet Router Architecture: Packet Switching Document ID: 47320 Contents Introduction Prerequisites Requirements Components Used Conventions Background Information Packet Switching:
Tile Processor (TILEPro64)
Tile Processor Case Study of Contemporary Multicore Fall 2010 Agarwal 6.173 1 Tile Processor (TILEPro64) Performance # of cores On-chip cache (MB) Cache coherency Operations (16/32-bit BOPS) On chip bandwidth
Topics for Today. Network Layer. Readings. Introduction Addressing Address Resolution. Sections 5.1,
Topics for Today Network Layer Introduction Addressing Address Resolution Readings Sections 5.1, 5.6.1-5.6.2 1 Network Layer: Introduction A network-wide concern! Transport layer Between two end hosts
The Alpha Microprocessor: Out-of-Order Execution at 600 MHz. Some Highlights
The Alpha 21264 Microprocessor: Out-of-Order ution at 600 MHz R. E. Kessler Compaq Computer Corporation Shrewsbury, MA 1 Some Highlights Continued Alpha performance leadership 600 MHz operation in 0.35u
Hardware Assisted Recursive Packet Classification Module for IPv6 etworks ABSTRACT
Hardware Assisted Recursive Packet Classification Module for IPv6 etworks Shivvasangari Subramani [shivva1@umbc.edu] Department of Computer Science and Electrical Engineering University of Maryland Baltimore
Basic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
Packet-Switching. Programme authors and contributors. Switching, Part II. Chapter 7: Router Hardware Architectures. Material: Diederich,, Piotr Pacyna
Switching, Part II Packet-Switching Chapter 7: Router Hardware Architectures Material: David Larrabeiti,, Pedro Reviriego, Jörg Diederich,, Piotr Pacyna Programme authors and contributors Lecturers (Spanis
Jim Keller. Digital Equipment Corp. Hudson MA
Jim Keller Digital Equipment Corp. Hudson MA ! Performance - SPECint95 100 50 21264 30 21164 10 1995 1996 1997 1998 1999 2000 2001 CMOS 5 0.5um CMOS 6 0.35um CMOS 7 0.25um "## Continued Performance Leadership
Design Space Exploration of Network Processor Architectures
Design Space Exploration of Network Processor Architectures ECE 697J December 3 rd, 2002 ECE 697J 1 Introduction Network processor architectures have many choices Number of processors Size of memory Type
1/5/2012. Overview of Interconnects. Presentation Outline. Myrinet and Quadrics. Interconnects. Switch-Based Interconnects
Overview of Interconnects Myrinet and Quadrics Leading Modern Interconnects Presentation Outline General Concepts of Interconnects Myrinet Latest Products Quadrics Latest Release Our Research Interconnects
The Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
EE 122: Router Design
Routers EE 22: Router Design Kevin Lai September 25, 2002.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which packets depart - Some form of interconnect
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Routers.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED
Ruler: High-Speed Packet Matching and Rewriting on Network Processors
Ruler: High-Speed Packet Matching and Rewriting on Network Processors Tomáš Hrubý Kees van Reeuwijk Herbert Bos Vrije Universiteit, Amsterdam World45 Ltd. ANCS 2007 Tomáš Hrubý (VU Amsterdam, World45)
Computer System Components
Computer System Components CPU Core 1 GHz - 3.2 GHz 4-way Superscaler RISC or RISC-core (x86): Deep Instruction Pipelines Dynamic scheduling Multiple FP, integer FUs Dynamic branch prediction Hardware
Implementation of Adaptive Buffer in Video Receivers Using Network Processor IXP 2400
The International Arab Journal of Information Technology, Vol. 6, No. 3, July 2009 289 Implementation of Adaptive Buffer in Video Receivers Using Network Processor IXP 2400 Kandasamy Anusuya, Karupagouder
Mainstream Computer System Components CPU Core 2 GHz GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation
Mainstream Computer System Components CPU Core 2 GHz - 3.0 GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation One core or multi-core (2-4) per chip Multiple FP, integer
Computer Architecture s Changing Definition
Computer Architecture s Changing Definition 1950s Computer Architecture Computer Arithmetic 1960s Operating system support, especially memory management 1970s to mid 1980s Computer Architecture Instruction
Cycles Per Instruction For This Microprocessor
What Is The Average Number Of Machine Cycles Per Instruction For This Microprocessor Wikipedia's Instructions per second page says that an i7 3630QM deliver ~110,000 It does reduce the number of "wasted"
Mainstream Computer System Components
Mainstream Computer System Components Double Date Rate (DDR) SDRAM One channel = 8 bytes = 64 bits wide Current DDR3 SDRAM Example: PC3-12800 (DDR3-1600) 200 MHz (internal base chip clock) 8-way interleaved
Towards High-performance Flow-level level Packet Processing on Multi-core Network Processors
Towards High-performance Flow-level level Packet Processing on Multi-core Network Processors Yaxuan Qi (presenter), Bo Xu, Fei He, Baohua Yang, Jianming Yu and Jun Li ANCS 2007, Orlando, USA Outline Introduction
INTRODUCTION TO FPGA ARCHITECTURE
3/3/25 INTRODUCTION TO FPGA ARCHITECTURE DIGITAL LOGIC DESIGN (BASIC TECHNIQUES) a b a y 2input Black Box y b Functional Schematic a b y a b y a b y 2 Truth Table (AND) Truth Table (OR) Truth Table (XOR)
Configuring QoS CHAPTER
CHAPTER 34 This chapter describes how to use different methods to configure quality of service (QoS) on the Catalyst 3750 Metro switch. With QoS, you can provide preferential treatment to certain types
The Evolution Path from Frames to Services
The Evolution Path from Frames to Services Alberto Degradi Manager Systems Engineering Core Technology HPSR Turin 26th June 1 Agenda Market Trends Lan Switching Evolution Routing evolution 2 Agenda Market
SCI Basics. Hugo Kohmann
Hugo Kohmann Slide 1 What is SCI ½ The SCI standard ANSI/IEEE 1596-1992 defines a point-to-point interface and a set of packet protocols. ½ The SCI protocols use small packet sizes with a 16-byte header
MIPS R5000 Microprocessor. Technical Backgrounder. 32 kb I-cache and 32 kb D-cache, each 2-way set associative
MIPS R5000 Microprocessor Technical Backgrounder Performance: SPECint95 5.5 SPECfp95 5.5 Instruction Set ISA Compatibility Pipeline Clock System Interface clock Caches TLB Power dissipation: Supply voltage
White Paper. ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards
White Paper ORSPI4 Field-Programmable System-on-a-Chip Solves Design Challenges for 10 Gbps Line Cards Sidhartha Mohanty and Fred Koons Lattice Semiconductor Corporation October 2003 Bringing the Best
Altera Product Overview. Altera Product Overview
Altera Product Overview Tim Colleran Vice President, Product Marketing Altera Product Overview High Density + High Bandwidth I/O Programmable ASSP with CDR High-Speed Product Term Embedded Processor High
Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
Workload Characterization and Performance for a Network Processor
Workload Characterization and Performance for a Network Processor Mitsuhiro Miyazaki Princeton Architecture Laboratory for Multimedia and Security (PALMS) May. 16. 2002 Objectives To evaluate a NP from
ELE 375 Final Exam Fall, 2000 Prof. Martonosi
ELE 375 Final Exam Fall, 2000 Prof. Martonosi Question Score 1 /10 2 /20 3 /15 4 /15 5 /10 6 /20 7 /20 8 /25 9 /30 10 /30 11 /30 12 /15 13 /10 Total / 250 Please write your answers clearly in the space
Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University
Memory Overview Curtis Nelson Walla Walla University Overview - Memory Types n n n Magnetic tape (used primarily for long term archive) Magnetic disk n Hard disk (File, Directory, Folder) n Floppy disks
A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports
A Single Chip Shared Memory Switch with Twelve 10Gb Ethernet Ports Takeshi Shimizu, Yukihiro Nakagawa, Sridhar Pathi, Yasushi Umezawa, Takashi Miyoshi, Yoichi Koyanagi, Takeshi Horie, Akira Hattori Hot
White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices
Introduction White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices One of the challenges faced by engineers designing communications equipment is that memory devices
ECEN 449 Microprocessor System Design. Memories. Texas A&M University
ECEN 449 Microprocessor System Design Memories 1 Objectives of this Lecture Unit Learn about different types of memories SRAM/DRAM/CAM Flash 2 SRAM Static Random Access Memory 3 SRAM Static Random Access
A Next Generation Home Access Point and Router
A Next Generation Home Access Point and Router Product Marketing Manager Network Communication Technology and Application of the New Generation Points of Discussion Why Do We Need a Next Gen Home Router?
Routers: Forwarding EECS 122: Lecture 13
Input Port Functions Routers: Forwarding EECS 22: Lecture 3 epartment of Electrical Engineering and Computer Sciences University of California Berkeley Physical layer: bit-level reception ata link layer:
TRANSPUTER ARCHITECTURE
TRANSPUTER ARCHITECTURE What is Transputer? The first single chip computer designed for message-passing parallel systems, in 1980s, by the company INMOS Transistor Computer. Goal was produce low cost low
PRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description
C55x DSP Operating at 125 MHz, Providing up to 250 MIPS MIPS32 4KEc 32-Bit RISC Processor, Operating at 165 MHz, Providing up to 223 Dhrystone MIPS On-Chip Peripherals Include: External Memory Interface
CSE398: Network Systems Design
CSE398: Network Systems Design Instructor: Dr. Liang Cheng Department of Computer Science and Engineering P.C. Rossin College of Engineering & Applied Science Lehigh University March 14, 2005 Outline Classification
Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China
CMOS Crossbar Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China OUTLINE Motivations Problems of Designing Large Crossbar Our Approach - Pipelined MUX
Emerging Protocols & Applications
Emerging Protocols & Applications Anthony Dalleggio Executive Vice President Modelware, Inc. Contents Historical System Bandwidth Trends The PC Bus SONET, UTOPIA, & POS-PHY Targeted Applications SANs:
Chapter 9: A Closer Look at System Hardware
Chapter 9: A Closer Look at System Hardware CS10001 Computer Literacy Chapter 9: A Closer Look at System Hardware 1 Topics Discussed Digital Data and Switches Manual Electrical Digital Data Representation
Master Course Computer Networks IN2097
Chair for Network Architectures and Services Prof. Carle Department of Computer Science TU München Master Course Computer Networks IN2097 Prof. Dr.-Ing. Georg Carle Christian Grothoff, Ph.D. Stephan Günther