Enabling Technologies
|
|
- Reynard Stewart
- 6 years ago
- Views:
Transcription
1 High Performance Computing: Concepts, Methods, & Means Enabling Technologies Prof. Thomas Sterling Department of Computer Science Louisiana State University March 13 th, 2007
2 Topics Introduction Taxonomy of Technologies State of the Art Technology Trends Summary Material for Test 2
3 Topics Introduction Taxonomy of Technologies State of the Art Technology Trends Summary Material for Test 3
4 Space of Consideration Memory Logic Vacuum tubes Transistors LSI 4KB (Williams tube) 10kHz (6V6) 1MB (magnetic core) 1MHz (silicon) Communication Pulse mode logic omnibus BUS 4GB (DRAM) 3GHz (CMOS) Busses, Bridges System LAN 4
5 Why do WE care? Speed Density Balance Power, size, cost Architecture Operations Configuration, total system size 5
6 A Growth-Factor of a Billion in Performance in a Single Lifetime 1949 Edsac 1959 IBM Cray Intel Delta 1996 T3E 2003 Cray X One OPS KiloOPS MegaOPS GigaOPS TeraOPS PetaOPS 1823 Babbage Difference Engine 1943 Harvard Mark Univac CDC Cray XMP 1988 Cray YMP 1997 ASCI Red 2001 Earth Simulator 6
7 Topics Introduction Taxonomy of Technologies State of the Art Technology Trends Summary Material for Test 7
8 Current Technologies & Metrics Memory DRAMs Access Times Bandwidth Capacity, Size Microprocessors Clock rate Instructions per Cycles (ILP) Power I/O Channels Bandwidth Latency Disks Access Times Bandwidth Capacity 8
9 SMP Node Diagram MPU L1 L2 L3 MPU L1 L2 MPU L1 L2 L3 MPU L1 L2 Legend : MPU : MicroProcessor Unit L1,L2,L3 : Caches M1.. : Memory Banks S : Storage NIC : Network Interface Card M 1 M 2 M n-1 NIC Controller NIC S S PCI-e JTAG Ethernet Peripherals USB 9
10 Memory - Overview Temporary storage location used to store instructions and data. Instructions, actual operations executed by the processor. Data used and produced by peripherals such as harddisk or network controllers and intermediate results from program execution etc. Both Instructions and data required by processor to compute meaningful results. Processor is constantly issuing commands to load and store data from memory across memory bus. Due to the constant memory accesses by the processor and the large gap between processor clock rate and memory bus is one of the largest impediments to achieving theoretical peak performance. DDR2 PC
11 Another View of the Memory Hierarchy Regs Instr. Operands Cache Blocks L2 Cache Blocks Memory Pages Disk Files Tape Upper Level Faster Larger Lower Level
12 Memory - Overview Memory bus performance is characterized by : Memory Bandwidth : The burst rate at which data can be copied between the DRAM memory chips and the CPU (total number of accesses per unit time) eg: current rates range up to 6.4 GB/s for DDR2 PC Memory Latency : The amount of time it takes to move data between RAM and the CPU eg : current latencies range up to 80.5 ns for DDR2 PC Many applications depend on availability of entire datasets in RAM. Alternatively disk storage could be used; however this usually entails performance penalties due to higher access and retrieval times. Thus Memory becomes a crucial factor in system design and determines the size of the problem that can be run on the system. Usual rule-of-thumb 1 byte of RAM for every floating point operation. (actual requirements vary on case by case basis). 12
13 Magnetic Core Memory 13
14 2 nd Generation: Transistors Replaced vacuum tubes Smaller & Cheaper Less heat dissipation Solid State device (silicon) Invented 1947 at Bell Labs The First Transistor
15 Integrated Circuit Costs Wafer cost Cost of die = Dies per wafer * Die yield where die yield is the percentage of good dies in the wafer.
16 1-Transistor Memory Cell (DRAM) Write: 1. Drive bit line 2.. Select row Read: 1. Precharge bit line to Vdd 2.. Select row 3. Cell and bit line share charges bit Very small voltage changes on the bit line 4. Sense (fancy sense amp) Can detect changes of ~1 million electrons 5. Write: restore the value Refresh 1. Just do a dummy read to every cell. row select
17 Classical DRAM Organization (square) bit (data) lines r o w d e c o d e r row address RAM Cell Array Column Selector & I/O Circuits data Each intersection represents a 1-T DRAM Cell word (row) select Column Address Row and Column Address together: Select 1 bit a time
18 DRAM Read Timing Every DRAM access begins at: The assertion of the RAS_L 2 ways to read: early or late v. CAS RAS_L DRAM Read Cycle Time RAS_L CAS_L WE_L OE_L A 256K x 8 9 DRAM 8 D CAS_L A Row Address Col Address Junk Row Address Col Address Junk WE_L OE_L D High Z Junk Data Out High Z Data Out Read Access Time Output Enable Delay Early Read Cycle: OE_L asserted before CAS_L Late Read Cycle: OE_L asserted after CAS_L
19 Static RAM Cell 6-Transistor SRAM Cell word 0 1 (row select) word 0 1 bit bit Write: 1. Drive bit lines (bit=1, bit=0) 2.. Select row Read: bit 1. Precharge bit and bit to Vdd or Vdd/2 => make sure equal! 2.. Select row 3. Cell pulls one line low 4. Sense amp on column detects difference between bit and bit bit
20 Din 3 Typical SRAM Organization: 16-word x 4-bit Din 2 Din 1 Din 0 Precharge WrEn Wr Driver & Wr Driver & Wr Driver & Wr Driver & - Precharger+ - Precharger+ - Precharger+ - Precharger+ SRAM Cell SRAM Cell SRAM Cell SRAM Cell SRAM Cell SRAM Cell SRAM Cell SRAM Cell : : : : Word 0 Word 1 Address Decoder A0 A1 A2 A3 SRAM Cell SRAM Cell SRAM Cell SRAM Cell - Sense Amp + - Sense Amp + - Sense Amp + - Sense Amp + Dout 3 Dout 2 Dout 1 Dout 0 Word 15 Q: Which is longer word line or bit line?
21 Microprocessor - Overview The single component that implements instruction execution Lowest level binary encoding of instructions and the actions they perform are dictated by the microprocessor instruction set architecture (ISA). Most common ISA used for a cluster node is the IA32 or x86_64 family. This includes all generations of Pentium and Athlon processor family. A processor runs at a particular clock rate ie it can execute instructions at a particular frequency usually measured in megahertz or gigahertz. Note : A processor s clock rate is not a direct measure of its performance. Two processors with the same clock rate can perform differently for some tasks. Opteron
22 Computer Generations Generation Dates Technology Operations per Second Vacuum Tube 40, Transistor 200, Small & Medium Scale Integration Large Scale Integration (LSI) Very Large Scale Integration (VLSI) 1,000,000 10,000, ,000,000
23 IBM 360 series 1964 Replaced (& not compatible with) 7000 series First planned family of computers Similar or identical instruction sets Similar or identical O/S Increasing speed Increasing number of I/O ports (i.e. more terminals) Increased memory size Increased cost Multiplexed switch structure
24 DEC PDP First minicomputer (after miniskirt!) Did not need air conditioned room Small enough to sit on a lab bench $16,000 $100k+ for IBM 360 Embedded applications & OEM BUS STRUCTURE
25 DEC - PDP-8 Bus Structure Console Controller CPU Main Memory I/O Module I/O Module OMNIBUS
26 Microprocessor - Overview Every processor has a theoretical peak speed ie, the maximum rate of instruction execution a processor can achieve. Theoretical peak performance (TPP) of a processor is determined by clock rate, ISA and components included in the processor. TPP is measured in floating point operations per second or flops. The current fastest supercomputer BlueGene/L has two commercial IBM PowerPC 440 microprocessors on each compute node with a TPP of 2.8 (each)/5.6 (combined) GF/s Both instruction and data that are utilized by the processor are stored in the Memory. Memory usually runs at a much slower clock rate than the processor, hence the processor often waits for memory. Hence the overall rate at which programs run is usually a combination of the three factors namely: the memory system performance and the processor s clock speed. the number of operations issued per instruction 26
27 Microprocessors - Overview Delays introduced by constant memory accesses by the processor can be mitigated using the cache. The cache is a small amount of fast memory usually co-located with the CPU. When data is accessed from memory, it is stored in cache. Future repeated accesses of the same data can be expedited by utilizing preexisting cache copies of the data. Applications optimized to utilize these patterns can improve processor utilization as the processor spends less time waiting for data and more time processing information. fast slow small large 27
28 Intel Microprocessor Performance
29 DRAM and Processor Characteristics
30 Processor-DRAM Memory Gap (latency) Moore s Law CPU DRAM µproc 60%/yr. (2X/1.5yr) Processor-Memory Performance Gap: (grows 50% / year) DRAM 9%/yr. (2X/10 yrs) Performance Time
31 I/O Channels I/O channels are buses that connect peripherals with main memory Peripherals include : disk and network controllers USB and firewire etc.. Each of these devices are connected to the main memory via a bridge (usually referred to as the PCI chipset). Since I/O tasks are most common on computers, this subsystem is an integral part of any system. Most common I/O channel in community hardware is the PCI buses. Several flavors of PCI exist, PCI, PCI-X, PCIe PCI X based Intel PRO/1000 Gigabit Ethernet adapter M3F-PCIXD-2 Myrinet-Fiber/PCI-X Interface PCI-X slots on a Motherbord PCI-X 133 MHz Card Two 4X Infiniband Ports (10 Gb/sec each) 256 MB memory 31
32 I/O Channels Motherboard The motherboard provides the logical and physical infrastructure for integrating the subsystems of a cluster node and determines the set of components that may be used. Sockets and connectors on the motherboard include the following : Microprocessor(s), Memory Peripheral Controllers (PCI-X), AGP port (graphics) Power,External I/O for USB, Keyboard, mouse etc. Other chips on the motherboard provide : The system bus that links processor(s) to memory The interface between the peripheral buses and the system bus Programmable read-only memory (PROM) containing the BIOS software. 32
33 I/O Channels Chipsets & BIOS Chipsets are combination of all logic on the motherboard, these include the memory bus, PCI, PCI-X and AGP bridges, disk controllers, USB controllers etc. Chipsets can be split into two logical portions : North bridge: connects the front side bus that connects the processor, the memory bus and AGP. AGP is located on the Northbridge so as to have special access to main memory. South bridge: contains I/O bus bridges and any integrated peripherals that may be included like disk and USB controllers. BIOS is the software that initializes all system hardware into a state that OS can boot. PXE (Pre execution environment) is a system by which nodes can boot based on a network-provided configuration and boot image. Many new machines support this feature and cluster management systems utilize this feature for installations. LinuxBIOS : BIOS based on Linux kernel that can perform all important tasks needed for OS to boot. Since source code for BIOS is available firmware upgrades can be more easily carried out. These BIOSs also have faster boot times than conventional BIOSs 33
34 Storage Local Hard Disks A hard drive contains several platters, data is read off these platters as they rotate. Logic in the drive optimizes the read & write requests based on the geometry of the disks to provide better collective performance. The Logic also contains memory cache which helps prevents the need for multiple reads for the same data. Hard disks are magnetic storage media that interface with some sort of storage bus. Three most commonly used storage buses are IDE (EIDE or ATA), SCSI, Serial ATA. Controllers to manage these busses are integrated into most motherboards and can support up to 4 devices. UDMA133 is one such bus that runs at the rate of 133 MB/s. 34
35 Storage - Locality Often and application reads consecutive sectors Most hard drives do read ahead The disk has a buffer that stores sectors after the one just read It can be as large as 4MB It s just a cache of sectors The smarts in there are not well-known due to proprietary technology Can also store sectors that need to be written to disk Transfers to/from the buffer are at the speed of the I/O bus, not the magnetic device Can be > 300MB/sec More on the I/O bus later
36 Topics Introduction Taxonomy of Technologies State of the Art Technology Trends Summary Material for Test 36
37 Memory Speeds and Trends Technology Speed Module Bandwidth (max theoretical) SDR PC GB/sec SDR PC GB/sec DDR PC GB/sec DDR PC GB/sec DDR PC GB/sec DDR PC GB/sec DDR PC GB/sec DDR2 PC GB/sec DDR2 PC GB/sec DDR2 PC GB/sec DDR2 PC GB/sec Source : 37
38 Memory Size Latency (ns) Bandwidth (MB/sec) Registers < 1KB , ,000 Cache <16MB 0.5 (on-chip) - 25 (off-chip) Managed by Compiler ,000 Hardware Main Memory < 16GB O/S Disk > 100GB 5,000, O/S
39 DRAM Implementations: DDR DDR (Double Data Rate) memory 2x64 bits transferred in a single bus cycle (at both clock edges) DDR-400 operates at 200 MHz clock The corresponding memory module is PC3200, delivering a peak bandwidth of 3.2 GB/s Cycle time 5ns, CAS latency 3 Module capacity: up to 4 GB Features 2-bit wide prefetch buffers DDR2 memory Operates at twice the bus speed of DDR DDR2-800 achieves 800 million transfers per second using 400 MHz bus clock The corresponding module PC has a peak bandwidth of 6.4 GB/s Cycle time 2.5ns, CAS latency 5 Module capacity: up to 4 GB Features 4 bit wide prefetch buffers DDR3 (successor to DDR2) is currently sampling Expected to achieve up to 1600 million transfers per second (12.8 GB/s per module) with 800 MHz clock Features 8 bit wide prefetch buffers 39
40 Other DRAM Implementations XDR (extreme Data Rate) memory Based on Rambus DRAM technology Eight bits per clock per lane ( Octal Data Rate ) One chip provides either 8 or 16 lanes At typical 400 MHz clock, the peak bandwidth is 6.4 GB/s per chip Planned clock speeds up to 1 GHz, currently the fastest parts run at 500 MHz Current capacity: 512 Mbit per chip GDDR4 (Graphics Double Data Rate version 4) memory 2.8 Gbit/s data rate at 1.4 GHz clock per pin 11.2 GB/s per chip with 32-bit data bus CAS latency of 18 clock cycles Current capacity: 512 Mbit per chip 8 bit prefetch buffer width 40
41 Modern Processor Parameters Clock Speed (#cores) Cache Sizes (per core) AMD Opteron 2.8 GHz (2) L1: 64+64KB L2: 1MB IBM Power GHz (2) L1: 64+32KB L2: 1.875MB L3: 18MB Intel Itanium Intel Xeon 7140M Sun UltraSparc T GHz (2) L1: 16+16KB L2: KB L3: up to 12MB 3.4 GHz (2) L1: 32+32KB L2: 2MB 1.4 GHz (8) L1: 16+8KB L2: 512KB IPC (per core) 2 FP, 3 Integer 119 W 4 FP, 2 Integer 70 W 4 FP, 4 Integer 104 W 4 FP, 3 Integer 150 W 1 FPU, 2 ALUs, crypto unit 84 W Power 41
42 I/O Channel PCI Express (3GIO): 16Gb/sec HyperTransport (LDT): 2.6GHz PCI Bus, PCI-X Bus: 1GB/sec AGP (Accelerated Graphics Port): 2.134GB/sec Others: PCMCIA (Personal Computer Memory Card International Association) ISA Bus (Industry Standard Architecture) USB (Universal Serial Bus) RapidIO 42
43 I/O Channels PCI Express 1.1: 250 MB/s per lane Card slots may include up to 32 lanes for peak rate of 8 GB/s PCI-X 2.0: 64 bit wide at 533 MHz 4.3 GB/s throughput AGP 8x (Advanced Graphics Port): 32-bit channel operating at 66 MHz (strobing 8 times per clock) Peak bandwidth of 2133 MB/s HyperTransport 3.0: Up to 32 bits at 2.6 GHz, transmitted at both clock edges Peak bandwidth 20,800 MB/s 43
44 Chipset I/O Capabilities PCI Express: 56 lanes, 250 MB/s each 12 links 5 slots SATA: 12 channels, 3 Gbps each HyperTransport: 8 GB/s throughput to the CPU Supports up to 8 processors Gigabit Ethernet: 4 MAC units USB 2.0 ports: 10 at 480 Mbps each Support of RAID 0, 1, 0+1 and 5 High Definition Audio (HDA) 8 channels 192 khz/32-bit quality 44
45 45
46 Hypertransport (AMD) LDT: Lightning Data Transport Aggregate Bandwidth : 41.6 GB/s (HyperTransport 3.0) Point-to-Point bus with [at least] two unidirectional links Uses 2, 4, 8, 16 or 32 bits [in each direction]. Data rate is 800MBs/per 8 bit pair(s) with a 400MHz clock. BW in both directions is 1.6GBps for 8 bit [bi-directional] pairs. 16 bi-directional pairs brings the data rate up to 3.2GBps per direction. HT has an I/O Link protocol specifiere: packet-based. AMD MotherBoards uses a bridge to communicate to PCI-X [high-end PCs] / PCI [Desktops] buses In HyperTransport their is an identical uni-directional link coming back from the far end. one uni-directional link 46
47 Permanent Storage: Hard Disks Storage capacity: 1 TB per drive Areal density: 132 Gbit/in 2 (perpendicular recording) Rotational speed: 15,000 RPM Average latency: 2 ms Seek time Track-to-track: 0.2 ms Average: 3.5 ms Full stroke: 6.7 ms Sustained transfer rate: up to 125 MB/s Non-recoverable error rate: 1 in Interface bandwidth: Fibre channel: 400 MB/s Serially Attached SCSI (SAS): 300 MB/s Ultra320 SCSI: 320 MB/s Serial ATA (SATA): 300 MB/s 47
48 Storage SATA & Overview Serial ATA is the newest commodity hard disk standard. SATA uses serial buses as opposed to parallel buses used by ATA and SCSI. The cables attached to SATA drives are smaller and run faster (around 150 MB/s). The Basic disk technologies remain the same across the three busses The platters in disk spin at variety of speeds, faster the platters spin the faster the data can be read off the disk and data on the far end of the platter will become available sooner. Rotational speeds range between 5400 RPM to RPM Faster the platters rotate, the lower the latency and higher the bandwidth. PATA vs SATA 48
49 Storage - RAID RAID stands for Redundant Array of Inexpensive Disks provides a mechanism by which the performance and storage properties of individual disks can be aggregated Group of disks appear to be a single large disks; performance of multiple disks is better than single disks. Using multiple disks helps store data in multiple places allowing the system to continue functioning. Both software and hardware raid solutions available. Hardware solutions are more expensive, but provide better performance without CPU overhead. Software solutions provide various levels of flexibility but have associated computational overhead. 49
50 Storage - Raid Allocation Variety of RAID allocation schemes : RAID 0 : Data is striped across multiple disks. The result of striping is a logical storage device that has the capacity of each disk times the number of disks present in the raid array. Both read and write performances are accelerated. Each byte of data can be read from multiple locations, so interleaving reads between disks can help double read performance. RAID 1 : Complete copies of data are stored on multiple locations. Capacity of one of these RAID sets will be half of its raw capacity. Read performance is accelerated and is comparable to Raid 0. Writes are slowed down, as new data needs to be transmitted multiple times. RAID 5: Like Raid 0 data is striped across multiple disks, with one disk being dedicated to parity. For any block of data stored across the N-1 drives, their parity checksum is computed and is stored on the last disk. Read performance of RAID 5 tends to be good, but the write performance lags behind mirrors because of checksum computation. 50
51 Topics Introduction Taxonomy of Technologies State of the Art Technology Trends Summary Material for Test 51
52 Feature Size Projections 100 Feature Size (nm) 10 1 Reduction Factor: 0.88 per year or 0.7 per 3 years DRAM 1/2 pitch Flash 1/2 Pitch MPU Physical Gate Length MPU/ASIC M1 1/2 pitch MPU Printed Gate Length
53 Projected Density Growth (S^2) Density Relative to Raw DRAM Density vs 2004 Raw MPU Density vs 2004 Basic area Raw Flash scaling Density vs doubles X every 3 Years 3 years
54 Memory Density: Cells Only Mb/sq. cm (Cells Only) 10,000 1, FLASH DRAM SRAM 24-30X DRAM SLC Flash MLC Flash SRAM
55 Chip Capacity Gbits per chip Classical Moore s Law Historical Production Introduction Chip Capacity is No Longer Following Original Moore s Law
56 Classical DRAM Gbits per chip Historical Production Introduction Memory mats: ~ 1 Mbit each Row Decoders Primary Sense Amps Secondary sense amps & page multiplexing Timing, BIST, Interface Kerf % Chip Overhead Historical SIA Production SIA Introduction Density/Chip has dropped below 4X/3yrs And 45% of Die is Non-Memo
57 Growth in CPU Transistor Count
58 Logic Chip Density Scaling Transistors per Sq. cm. (MIliions) 10,000 1, High Volume MPUs High Performance MPUs ASICs Logic functions per unit area: ~2X every 3 years
59 Peak Logic Clock Rates 100, Clock (MHz) 10,000 1, Classical Moore s Law 3 GHz Classical Moore s Law 3 GHz Clock (MHz) Historical ITRS Max Clock Rate (12 invertors) Feature Size Historical ITRS Max 2005 projection was for 5.2 GHz and we didn t make it in production. Further, we re still stuck at 3+GHz in production.
60 VLSI IC Technology Line width (nm) Clock (GHz) DRAM cost (microcents/bit) MPU cost (microcent/trans) Supply voltage(v) Wiring levels cost per transistor chip density
61 DRAM Prices Source: Computer Architecture: A Quantitative Approach, 2nd Ed. by Hennessy & Patterson
62 Performance Increasing the block size tends to decrease miss rate: 4 0 % 3 5 % 3 0 % Miss rate 2 5 % 2 0 % 1 5 % 1 0 % 5 % 0 % B lo c k s iz e (b y te s ) 1 K B 8 K B 1 6 K B 6 4 K B K B
63 Performance Scaling Single-processor Performance Scaling 55%/year improvement Concurrency New programming models needed? Log2 Speedup Device speed Architectural frequency wall Assume successful 17%/year scaling Conventional architectures cannot improve performance 4.0 Pipelining RISC ILP wall RISC/CISC CPI Industry shifts to frequency dominated strategy nm 65 nm 45 nm 32nm 22nm 63
64 Linpack 1 Exaflops in Zflops 1 Zflops 100 Eflops Spans 13.5 years No.1 machine 4700x No.500 machine 6514x Sum of all machines 3150x 10 Eflops 1 Eflops 100 Pflops 10 Pflops 1 Pflops 100 Tflops SUM N=1 N= Tflops 1 Tflops 100 Gflops 10 Gflops Courtesy of Thomas Sterling 1 Gflops 100 Mflops
65 SIA ITRS Projections Chip memory capacity Projects 32 Gigabits/chip by % of chip is non-memory Growth factor < 4X every 3 years Logic density 2X every 3 years Factor of 25X Clock rate is uncertain Projects 70+ GHz by 2020 Current projections not met ~10X or 32 GHz Conclusions Technology alone insufficient Power consumption not considered Massive memory/logic imbalance Architecture must make up the difference 65
66 Topics Introduction Taxonomy of Technologies State of the Art Technology Trends Summary Material for Test 66
67 Summary Material for the Test Introduction slides: 4, 5 Taxonomy of Technologies slides: 8 State of the Art slides: 38 41, 43, 44, 47 Technology Trends slides: 60
68
Node Hardware. Performance Convergence
Node Hardware Improved microprocessor performance means availability of desktop PCs with performance of workstations (and of supercomputers of 10 years ago) at significanty lower cost Parallel supercomputers
More informationComputer & Microprocessor Architecture HCA103
Computer & Microprocessor Architecture HCA103 Computer Evolution and Performance UTM-RHH Slide Set 2 1 ENIAC - Background Electronic Numerical Integrator And Computer Eckert and Mauchly University of Pennsylvania
More informationMainstream Computer System Components CPU Core 2 GHz GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation
Mainstream Computer System Components CPU Core 2 GHz - 3.0 GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation One core or multi-core (2-4) per chip Multiple FP, integer
More informationEEC 483 Computer Organization
EEC 483 Computer Organization Chapter 5 Large and Fast: Exploiting Memory Hierarchy Chansu Yu Table of Contents Ch.1 Introduction Ch. 2 Instruction: Machine Language Ch. 3-4 CPU Implementation Ch. 5 Cache
More informationENIAC - background. ENIAC - details. Structure of von Nuemann machine. von Neumann/Turing Computer Architecture
168 420 Computer Architecture Chapter 2 Computer Evolution and Performance ENIAC - background Electronic Numerical Integrator And Computer Eckert and Mauchly University of Pennsylvania Trajectory tables
More informationMainstream Computer System Components
Mainstream Computer System Components Double Date Rate (DDR) SDRAM One channel = 8 bytes = 64 bits wide Current DDR3 SDRAM Example: PC3-12800 (DDR3-1600) 200 MHz (internal base chip clock) 8-way interleaved
More informationCS152 Computer Architecture and Engineering Lecture 16: Memory System
CS152 Computer Architecture and Engineering Lecture 16: System March 15, 1995 Dave Patterson (patterson@cs) and Shing Kong (shing.kong@eng.sun.com) Slides available on http://http.cs.berkeley.edu/~patterson
More informationTopic 21: Memory Technology
Topic 21: Memory Technology COS / ELE 375 Computer Architecture and Organization Princeton University Fall 2015 Prof. David August 1 Old Stuff Revisited Mercury Delay Line Memory Maurice Wilkes, in 1947,
More informationTopic 21: Memory Technology
Topic 21: Memory Technology COS / ELE 375 Computer Architecture and Organization Princeton University Fall 2015 Prof. David August 1 Old Stuff Revisited Mercury Delay Line Memory Maurice Wilkes, in 1947,
More informationCpE 442. Memory System
CpE 442 Memory System CPE 442 memory.1 Outline of Today s Lecture Recap and Introduction (5 minutes) Memory System: the BIG Picture? (15 minutes) Memory Technology: SRAM and Register File (25 minutes)
More informationECE7995 (4) Basics of Memory Hierarchy. [Adapted from Mary Jane Irwin s slides (PSU)]
ECE7995 (4) Basics of Memory Hierarchy [Adapted from Mary Jane Irwin s slides (PSU)] Major Components of a Computer Processor Devices Control Memory Input Datapath Output Performance Processor-Memory Performance
More informationCIT 668: System Architecture. Computer Systems Architecture
CIT 668: System Architecture Computer Systems Architecture 1. System Components Topics 2. Bandwidth and Latency 3. Processor 4. Memory 5. Storage 6. Network 7. Operating System 8. Performance Implications
More informationFundamentals of Quantitative Design and Analysis
Fundamentals of Quantitative Design and Analysis Dr. Jiang Li Adapted from the slides provided by the authors Computer Technology Performance improvements: Improvements in semiconductor technology Feature
More informationChapter 2. Perkembangan Komputer
Chapter 2 Perkembangan Komputer 1 ENIAC - background Electronic Numerical Integrator And Computer Eckert and Mauchly University of Pennsylvania Trajectory tables for weapons Started 1943 Finished 1946
More informationKey Points. Rotational delay vs seek delay Disks are slow. Techniques for making disks faster. Flash and SSDs
IO 1 Today IO 2 Key Points CPU interface and interaction with IO IO devices The basic structure of the IO system (north bridge, south bridge, etc.) The key advantages of high speed serial lines. The benefits
More informationFUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER
FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER Components of a personal computer - Summary Computer Case aluminium casing to store all components. Motherboard Central Processor Unit (CPU) Power supply
More informationCPS101 Computer Organization and Programming Lecture 13: The Memory System. Outline of Today s Lecture. The Big Picture: Where are We Now?
cps 14 memory.1 RW Fall 2 CPS11 Computer Organization and Programming Lecture 13 The System Robert Wagner Outline of Today s Lecture System the BIG Picture? Technology Technology DRAM A Real Life Example
More informationMemories: Memory Technology
Memories: Memory Technology Z. Jerry Shi Assistant Professor of Computer Science and Engineering University of Connecticut * Slides adapted from Blumrich&Gschwind/ELE475 03, Peh/ELE475 * Memory Hierarchy
More informationLecture 23. Finish-up buses Storage
Lecture 23 Finish-up buses Storage 1 Example Bus Problems, cont. 2) Assume the following system: A CPU and memory share a 32-bit bus running at 100MHz. The memory needs 50ns to access a 64-bit value from
More informationI/O Channels. RAM size. Chipsets. Cluster Computing Paul A. Farrell 9/8/2011. Memory (RAM) Dept of Computer Science Kent State University 1
Memory (RAM) Standard Industry Memory Module (SIMM) RDRAM and SDRAM Access to RAM is extremely slow compared to the speed of the processor Memory busses (front side busses FSB) run at 100MHz to 800MHz
More informationComputer System Components
Computer System Components CPU Core 1 GHz - 3.2 GHz 4-way Superscaler RISC or RISC-core (x86): Deep Instruction Pipelines Dynamic scheduling Multiple FP, integer FUs Dynamic branch prediction Hardware
More informationStorage Technologies and the Memory Hierarchy
Storage Technologies and the Memory Hierarchy 198:231 Introduction to Computer Organization Lecture 12 Instructor: Nicole Hynes nicole.hynes@rutgers.edu Credits: Slides courtesy of R. Bryant and D. O Hallaron,
More informationStorage Systems. Storage Systems
Storage Systems Storage Systems We already know about four levels of storage: Registers Cache Memory Disk But we've been a little vague on how these devices are interconnected In this unit, we study Input/output
More informationIntroduction To Computer Hardware. Hafijur Rahman
Introduction To Computer Hardware Lecture 2 Hafijur Rahman What is a Computer? A computer is an electronic device, which can input, process, and output data. input processing output A computer is a machine
More informationCS 261 Fall Mike Lam, Professor. Memory
CS 261 Fall 2016 Mike Lam, Professor Memory Topics Memory hierarchy overview Storage technologies SRAM DRAM PROM / flash Disk storage Tape and network storage I/O architecture Storage trends Latency comparisons
More informationMultilevel Memories. Joel Emer Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology
1 Multilevel Memories Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology Based on the material prepared by Krste Asanovic and Arvind CPU-Memory Bottleneck 6.823
More informationMicroelectronics. Moore s Law. Initially, only a few gates or memory cells could be reliably manufactured and packaged together.
Microelectronics Initially, only a few gates or memory cells could be reliably manufactured and packaged together. These early integrated circuits are referred to as small-scale integration (SSI). As time
More informationCREATED BY M BILAL & Arslan Ahmad Shaad Visit:
CREATED BY M BILAL & Arslan Ahmad Shaad Visit: www.techo786.wordpress.com Q1: Define microprocessor? Short Questions Chapter No 01 Fundamental Concepts Microprocessor is a program-controlled and semiconductor
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 28, 2017 at 14:31 CS429 Slideset 18: 1 Random-Access Memory
More informationComputer Organization and Structure. Bing-Yu Chen National Taiwan University
Computer Organization and Structure Bing-Yu Chen National Taiwan University Storage and Other I/O Topics I/O Performance Measures Types and Characteristics of I/O Devices Buses Interfacing I/O Devices
More informationLectures More I/O
Lectures 24-25 More I/O 1 I/O is slow! How fast can a typical I/O device supply data to a computer? A fast typist can enter 9-10 characters a second on a keyboard. Common local-area network (LAN) speeds
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: April 9, 2018 at 12:16 CS429 Slideset 17: 1 Random-Access Memory
More informationRecap: Machine Organization
ECE232: Hardware Organization and Design Part 14: Hierarchy Chapter 5 (4 th edition), 7 (3 rd edition) http://www.ecs.umass.edu/ece/ece232/ Adapted from Computer Organization and Design, Patterson & Hennessy,
More informationLarge and Fast: Exploiting Memory Hierarchy
CSE 431: Introduction to Operating Systems Large and Fast: Exploiting Memory Hierarchy Gojko Babić 10/5/018 Memory Hierarchy A computer system contains a hierarchy of storage devices with different costs,
More informationMemory Hierarchy Y. K. Malaiya
Memory Hierarchy Y. K. Malaiya Acknowledgements Computer Architecture, Quantitative Approach - Hennessy, Patterson Vishwani D. Agrawal Review: Major Components of a Computer Processor Control Datapath
More informationCS 33. Memory Hierarchy I. CS33 Intro to Computer Systems XVI 1 Copyright 2016 Thomas W. Doeppner. All rights reserved.
CS 33 Memory Hierarchy I CS33 Intro to Computer Systems XVI 1 Copyright 2016 Thomas W. Doeppner. All rights reserved. Random-Access Memory (RAM) Key features RAM is traditionally packaged as a chip basic
More informationECE232: Hardware Organization and Design
ECE232: Hardware Organization and Design Lecture 21: Memory Hierarchy Adapted from Computer Organization and Design, Patterson & Hennessy, UCB Overview Ideally, computer memory would be large and fast
More information,e-pg PATHSHALA- Computer Science Computer Architecture Module 25 Memory Hierarchy Design - Basics
,e-pg PATHSHALA- Computer Science Computer Architecture Module 25 Memory Hierarchy Design - Basics The objectives of this module are to discuss about the need for a hierarchical memory system and also
More informationEvolution of Computers & Microprocessors. Dr. Cahit Karakuş
Evolution of Computers & Microprocessors Dr. Cahit Karakuş Evolution of Computers First generation (1939-1954) - vacuum tube IBM 650, 1954 Evolution of Computers Second generation (1954-1959) - transistor
More informationPerformance COE 403. Computer Architecture Prof. Muhamed Mudawar. Computer Engineering Department King Fahd University of Petroleum and Minerals
Performance COE 403 Computer Architecture Prof. Muhamed Mudawar Computer Engineering Department King Fahd University of Petroleum and Minerals What is Performance? How do we measure the performance of
More informationMemory latency: Affects cache miss penalty. Measured by:
Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row. Static RAM may be used for main memory
More informationIntroduction. Computer System Organization. Languages, Levels, Virtual Machines. A multilevel machine. Sarjana Magister Program
Computer System Organization Sarjana Magister Program Introduction Tb. Maulana Kusuma Week 1 Session 1 Languages, Levels, Virtual Machines A multilevel machine 1 Contemporary Multilevel Machines A six-level
More informationOutline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
More informationComputers Are Your Future
Computers Are Your Future 2008 Prentice-Hall, Inc. Computers Are Your Future Chapter 6 Inside the System Unit 2008 Prentice-Hall, Inc. Slide 2 What You Will Learn... Understand how computers represent
More informationChapter 4 Main Memory
Chapter 4 Main Memory Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering fundamentals
More informationPart 1 of 3 -Understand the hardware components of computer systems
Part 1 of 3 -Understand the hardware components of computer systems The main circuit board, the motherboard provides the base to which a number of other hardware devices are connected. Devices that connect
More informationChapter Seven Morgan Kaufmann Publishers
Chapter Seven Memories: Review SRAM: value is stored on a pair of inverting gates very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: value is stored as a charge on capacitor (must be
More informationPC-based data acquisition II
FYS3240 PC-based instrumentation and microcontrollers PC-based data acquisition II Data streaming to a storage device Spring 2015 Lecture 9 Bekkeng, 29.1.2015 Data streaming Data written to or read from
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design Edited by Mansour Al Zuair 1 Introduction Programmers want unlimited amounts of memory with low latency Fast
More informationMemory latency: Affects cache miss penalty. Measured by:
Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row. Static RAM may be used for main memory
More informationECE 250 / CS250 Introduction to Computer Architecture
ECE 250 / CS250 Introduction to Computer Architecture Main Memory Benjamin C. Lee Duke University Slides from Daniel Sorin (Duke) and are derived from work by Amir Roth (Penn) and Alvy Lebeck (Duke) 1
More informationComputers and Microprocessors. Lecture 34 PHYS3360/AEP3630
Computers and Microprocessors Lecture 34 PHYS3360/AEP3630 1 Contents Computer architecture / experiment control Microprocessor organization Basic computer components Memory modes for x86 series of microprocessors
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1 Computer Technology Performance improvements: Improvements in semiconductor technology
More informationLECTURE 5: MEMORY HIERARCHY DESIGN
LECTURE 5: MEMORY HIERARCHY DESIGN Abridged version of Hennessy & Patterson (2012):Ch.2 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more expensive
More informationCENG3420 Lecture 08: Memory Organization
CENG3420 Lecture 08: Memory Organization Bei Yu byu@cse.cuhk.edu.hk (Latest update: February 22, 2018) Spring 2018 1 / 48 Overview Introduction Random Access Memory (RAM) Interleaving Secondary Memory
More information7/28/ Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc.
Technology in Action Technology in Action Chapter 9 Behind the Scenes: A Closer Look a System Hardware Chapter Topics Computer switches Binary number system Inside the CPU Cache memory Types of RAM Computer
More informationA+ Guide to Hardware: Managing, Maintaining, and Troubleshooting, 5e. Chapter 1 Introducing Hardware
: Managing, Maintaining, and Troubleshooting, 5e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components
More informationStorage. Hwansoo Han
Storage Hwansoo Han I/O Devices I/O devices can be characterized by Behavior: input, out, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections 2 I/O System Characteristics
More informationWhere Have We Been? Ch. 6 Memory Technology
Where Have We Been? Combinational and Sequential Logic Finite State Machines Computer Architecture Instruction Set Architecture Tracing Instructions at the Register Level Building a CPU Pipelining Where
More informationAbout the Presentations
About the Presentations The presentations cover the objectives found in the opening of each chapter. All chapter objectives are listed in the beginning of each presentation. You may customize the presentations
More informationThe Memory Hierarchy Part I
Chapter 6 The Memory Hierarchy Part I The slides of Part I are taken in large part from V. Heuring & H. Jordan, Computer Systems esign and Architecture 1997. 1 Outline: Memory components: RAM memory cells
More informationWhere We Are in This Course Right Now. ECE 152 Introduction to Computer Architecture. This Unit: Main Memory. Readings
Introduction to Computer Architecture Main Memory and Virtual Memory Copyright 2012 Daniel J. Sorin Duke University Slides are derived from work by Amir Roth (Penn) Spring 2012 Where We Are in This Course
More informationMain Memory. EECC551 - Shaaban. Memory latency: Affects cache miss penalty. Measured by:
Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row (~every 8 msec). Static RAM may be
More informationPC I/O. May 7, Howard Huang 1
PC I/O Today wraps up the I/O material with a little bit about PC I/O systems. Internal buses like PCI and ISA are critical. External buses like USB and Firewire are becoming more important. Today also
More informationELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Memory Organization Part II
ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Organization Part II Ujjwal Guin, Assistant Professor Department of Electrical and Computer Engineering Auburn University, Auburn,
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 4: Memory Hierarchy Memory Taxonomy SRAM Basics Memory Organization DRAM Basics Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering
More informationComputer Architecture A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more
More informationChapter 10: Mass-Storage Systems
Chapter 10: Mass-Storage Systems Silberschatz, Galvin and Gagne 2013 Chapter 10: Mass-Storage Systems Overview of Mass Storage Structure Disk Structure Disk Attachment Disk Scheduling Disk Management Swap-Space
More informationAdministrivia. CMSC 411 Computer Systems Architecture Lecture 19 Storage Systems, cont. Disks (cont.) Disks - review
Administrivia CMSC 411 Computer Systems Architecture Lecture 19 Storage Systems, cont. Homework #4 due Thursday answers posted soon after Exam #2 on Thursday, April 24 on memory hierarchy (Unit 4) and
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 5: Zeshan Chishti DRAM Basics DRAM Evolution SDRAM-based Memory Systems Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science
More informationTechnology in Action
Technology in Action Chapter 9 Behind the Scenes: A Closer Look at System Hardware 1 Binary Language Computers work in binary language. Consists of two numbers: 0 and 1 Everything a computer does is broken
More informationAdapted from David Patterson s slides on graduate computer architecture
Mei Yang Adapted from David Patterson s slides on graduate computer architecture Introduction Ten Advanced Optimizations of Cache Performance Memory Technology and Optimizations Virtual Memory and Virtual
More informationWhere We Are in This Course Right Now. ECE 152 Introduction to Computer Architecture Input/Output (I/O) Copyright 2012 Daniel J. Sorin Duke University
Introduction to Computer Architecture Input/Output () Copyright 2012 Daniel J. Sorin Duke University Slides are derived from work by Amir Roth (Penn) Spring 2012 Where We Are in This Course Right Now So
More informationCourse Code CW-4-G Subject CHM (17428) Subject Teacher Mr. Pise S. P. Topic-1- Motherboard & It s Components
Specific Objectives 1.1 CPU Concept like address lines, data lines, internal registers. 1.2 Modes of operation of CPU Real mode, IA-32 mode, IA-32 Virtual Real Mode. 1.3 Process Technologies, Dual Independent
More informationEECS4201 Computer Architecture
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis These slides are based on the slides provided by the publisher. The slides will be
More informationPERFORMANCE MEASUREMENT
Administrivia CMSC 411 Computer Systems Architecture Lecture 3 Performance Measurement and Reliability Homework problems for Unit 1 posted today due next Thursday, 2/12 Start reading Appendix C Basic Pipelining
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationCS 201 The Memory Hierarchy. Gerson Robboy Portland State University
CS 201 The Memory Hierarchy Gerson Robboy Portland State University memory hierarchy overview (traditional) CPU registers main memory (RAM) secondary memory (DISK) why? what is different between these
More informationThe Central Processing Unit
The Central Processing Unit All computers derive from the same basic design, usually referred to as the von Neumann architecture. This concept involves solving a problem by defining a sequence of commands
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 2 Computer Evolution and Performance
William Stallings Computer Organization and Architecture 8 th Edition Chapter 2 Computer Evolution and Performance Analytical Engine ENIAC - background Electronic Numerical Integrator And Computer Eckert
More informationWilliam Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory Semiconductor Memory Types Semiconductor Memory RAM Misnamed as all semiconductor memory is random access
More informationChapter 1: Motherboard & Its Components
Specific Objectives Chapter 1: Motherboard & Its Components 1.1 CPU Concept like address lines, data lines, internal registers. 1.2 Modes of operation of CPU Real mode, IA-32 mode, IA-32 Virtual Real Mode.
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology
More informationComputer Architecture. A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Programmers want unlimited amounts of memory with low latency Fast memory technology is more expensive per
More informationChapter 5. Large and Fast: Exploiting Memory Hierarchy
Chapter 5 Large and Fast: Exploiting Memory Hierarchy Review: Major Components of a Computer Processor Devices Control Memory Input Datapath Output Secondary Memory (Disk) Main Memory Cache Performance
More informationChapter 10: Mass-Storage Systems. Operating System Concepts 9 th Edition
Chapter 10: Mass-Storage Systems Silberschatz, Galvin and Gagne 2013 Chapter 10: Mass-Storage Systems Overview of Mass Storage Structure Disk Structure Disk Attachment Disk Scheduling Disk Management Swap-Space
More informationSemiconductor Memory Types Microprocessor Design & Organisation HCA2102
Semiconductor Memory Types Microprocessor Design & Organisation HCA2102 Internal & External Memory Semiconductor Memory RAM Misnamed as all semiconductor memory is random access Read/Write Volatile Temporary
More informationMemory Systems IRAM. Principle of IRAM
Memory Systems 165 other devices of the module will be in the Standby state (which is the primary state of all RDRAM devices) or another state with low-power consumption. The RDRAM devices provide several
More informationCS370 Operating Systems
CS370 Operating Systems Colorado State University Yashwant K Malaiya Fall 2016 Lecture 35 Mass Storage Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 Questions For You Local/Global
More informationChapter 2: Computer-System Structures. Hmm this looks like a Computer System?
Chapter 2: Computer-System Structures Lab 1 is available online Last lecture: why study operating systems? Purpose of this lecture: general knowledge of the structure of a computer system and understanding
More informationCMSC 411 Computer Systems Architecture Lecture 2 Trends in Technology. Moore s Law: 2X transistors / year
CMSC 411 Computer Systems Architecture Lecture 2 Trends in Technology Moore s Law: 2X transistors / year Cramming More Components onto Integrated Circuits Gordon Moore, Electronics, 1965 # on transistors
More informationUniprocessor Computer Architecture Example: Cray T3E
Chapter 2: Computer-System Structures MP Example: Intel Pentium Pro Quad Lab 1 is available online Last lecture: why study operating systems? Purpose of this lecture: general knowledge of the structure
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationThe Memory Component
The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by
More informationIntroduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more
More informationI/O CANNOT BE IGNORED
LECTURE 13 I/O I/O CANNOT BE IGNORED Assume a program requires 100 seconds, 90 seconds for main memory, 10 seconds for I/O. Assume main memory access improves by ~10% per year and I/O remains the same.
More informationDatabase Systems II. Secondary Storage
Database Systems II Secondary Storage CMPT 454, Simon Fraser University, Fall 2009, Martin Ester 29 The Memory Hierarchy Swapping, Main-memory DBMS s Tertiary Storage: Tape, Network Backup 3,200 MB/s (DDR-SDRAM
More informationFundamentals of Computer Design
CS359: Computer Architecture Fundamentals of Computer Design Yanyan Shen Department of Computer Science and Engineering 1 Defining Computer Architecture Agenda Introduction Classes of Computers 1.3 Defining
More informationThe Memory Hierarchy & Cache
Removing The Ideal Memory Assumption: The Memory Hierarchy & Cache The impact of real memory on CPU Performance. Main memory basic properties: Memory Types: DRAM vs. SRAM The Motivation for The Memory
More information