Outline. SLD challenges Platform Based Design (PBD) Leveraging state of the art CAD Metropolis. Case study: Wireless Sensor Network

Similar documents
Semantics-Based Integration of Embedded Systems Models

Advanced Tool Architectures. Edited and Presented by Edward A. Lee, Co-PI UC Berkeley. Tool Projects. Chess Review May 10, 2004 Berkeley, CA

A Graduate Embedded System Education Program

Hardware Design and Simulation for Verification

SpecC Methodology for High-Level Modeling

Cadence SystemC Design and Verification. NMI FPGA Network Meeting Jan 21, 2015

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University

ICS 252 Introduction to Computer Design

EE382V: System-on-a-Chip (SoC) Design

MoCC - Models of Computation and Communication SystemC as an Heterogeneous System Specification Language

Codesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.

Hardware/Software Co-design

Model driven Engineering & Model driven Architecture

COE 561 Digital System Design & Synthesis Introduction

Graphical Editor for the Metropolis Meta-model

ECE 587 Hardware/Software Co-Design Lecture 12 Verification II, System Modeling

Verilog. What is Verilog? VHDL vs. Verilog. Hardware description language: Two major languages. Many EDA tools support HDL-based design

Overview. Design flow. Principles of logic synthesis. Logic Synthesis with the common tools. Conclusions

Abstraction Layers for Hardware Design

System Level Design For Low Power. Yard. Doç. Dr. Berna Örs Yalçın

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation

Emerging Platforms, Emerging Technologies, and the Need for Crosscutting Tools Luca Carloni

System Level Design Flow

SoC Design for the New Millennium Daniel D. Gajski

A MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models

Modeling and SW Synthesis for

From MDD back to basic: Building DRE systems

Unit 2: High-Level Synthesis

RIZALAFANDE CHE ISMAIL TKT. 3, BLOK A, PPK MIKRO-e KOMPLEKS PENGAJIAN KUKUM. SYNTHESIS OF COMBINATIONAL LOGIC (Chapter 8)

Modeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano

Contemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.

Communication-Based Design

Outline. EECS Components and Design Techniques for Digital Systems. Lec 11 Putting it all together Where are we now?

Design Methodologies. Kai Huang

An introduction to CoCentric

Hardware-Software Codesign. 6. System Simulation

A UML 2 Profile for Variability Models and their Dependency to Business Processes

System Level Design with IBM PowerPC Models

Topics. Verilog. Verilog vs. VHDL (2) Verilog vs. VHDL (1)

Concurrent Design of Embedded Control Software

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi

Hardware-Software Codesign. 1. Introduction

Model-Driven QoS Provisioning Techniques for CCM DRE Systems

Part 2: Principles for a System-Level Design Methodology

Model homogenization for power estimation and design exploration

Extending POLIS with User-Defined Data Types

Network simulation with. Davide Quaglia

European Network on New Sensing Technologies for Air Pollution Control and Environmental Sustainability - EuNetAir COST Action TD1105

RTL Coding General Concepts

NetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013

UNIVERSITY OF CALIFORNIA RIVERSIDE

Model-based Analysis of Event-driven Distributed Real-time Embedded Systems

Hardware Modeling. Hardware Description. ECS Group, TU Wien

SysteMoC. Verification and Refinement of Actor-Based Models of Computation

Synthesis at different abstraction levels

Workshop 1: Specification for SystemC-AADL interoperability

Model Driven Engineering (MDE)

Quantitative Verification and Synthesis of Systems

Programmable Logic Devices II

Choosing IP-XACT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms

Hardware-Software Codesign. 1. Introduction

Exploring Trade-off s Between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment

Specification and Validation for Heterogeneous MP-SoCs

The Future of the Ptolemy Project

EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis

Contents 1 Introduction 2 Functional Verification: Challenges and Solutions 3 SystemVerilog Paradigm 4 UVM (Universal Verification Methodology)

Model Driven Engineering in High Tech Industry

A Model-based approach for the synthesis of software to firmware adapters for use with autogenerated components.

Hierarchical FSMs with Multiple CMs

MDD with OMG Standards MOF, OCL, QVT & Graph Transformations

EXECUTABLE MODELING WITH FUML AND ALF IN PAPYRUS: TOOLING AND EXPERIMENTS

Hardware Modelling. Design Flow Overview. ECS Group, TU Wien

NGUYEN KHAC HIEU REVIEW OF SYSTEM DESIGN FRAMEWORKS. Master of Science thesis

Component-based Construction of Heterogeneous Real-time Systems in BIP

Design and Synthesis for Test

Model-Driven Analysis of Security, Reliability, Test, Privacy, Safety and Trust of IoE Services. Eugenio Villar University of Cantabria

TKT-1527 Digital System Design Issues Tero Arpinen. Introduction to SoC modeling and Models of Computation

Two HDLs used today VHDL. Why VHDL? Introduction to Structured VLSI Design

Lecture 3: Modeling in VHDL. EE 3610 Digital Systems

Embedded System Design and Modeling EE382V, Fall 2008

A General Synthesis Approach for Embedded Systems Design with Applications to Multi-media and Automotive Designs

MODELING LANGUAGES AND ABSTRACT MODELS. Giovanni De Micheli Stanford University. Chapter 3 in book, please read it.

Course Development. Recall the Goal. Edited and Presented by Edward A. Lee, Co-PI UC Berkeley. Chess Review November 18, 2004 Berkeley, CA

A Meta-Model-Based Approach for Semantic Fault Modeling on Multiple Abstraction Levels. M. Schwarz M. Chaari, B.-A. Tabacaru, W.

Formal Foundations of Software Engineering

SCope: Efficient HdS simulation for MpSoC with NoC

MARTE extensions and modeling Mixed-Criticalities

Optimizing Mapping in System Level Design

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

Long Term Trends for Embedded System Design

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)

Co-Design of Many-Accelerator Heterogeneous Systems Exploiting Virtual Platforms. SAMOS XIV July 14-17,

Raising the Level of Development: Models, Architectures, Programs

VHDL. VHDL History. Why VHDL? Introduction to Structured VLSI Design. Very High Speed Integrated Circuit (VHSIC) Hardware Description Language

DIT - University of Trento. A System Level Design Methodology for Architecture Exploration of Data Processing Systems

Design Specification of Cyber-Physical Systems: Towards a Domain-Specific Modeling Language based on Simulink, Eclipse Modeling Framework, and Giotto

An Information Model for High-Integrity Real Time Systems

Actor-Oriented Design: Concurrent Models as Programs

A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals

HIERARCHICAL DESIGN. RTL Hardware Design by P. Chu. Chapter 13 1

Transcription:

By Alberto Puggelli

Outline SLD challenges Platform Based Design (PBD) Case study: Wireless Sensor Network Leveraging state of the art CAD Metropolis Case study: JPEG Encoder

SLD Challenge Establish a further layer of abstraction Behavioral layer (mathematical background) Expand the market towards different domains Heterogeneity: Mechanical, Health Care, Chemical New design methodology Orthogonalization of concerns Formal design process Plug and play among different design methods Synthesis

Behavioral Layer Functionality and time to market Explore the design space Partitioning Cost yield, power consumption, etc. Formal Verification Certification Reusability Smoothness among players Mobile Automotive (possible shift of added value instability) OEM, Tier1, Tier2

New Markets Increase of benefits might drive the methodology shift (EDA companies) Embedded system are the added value (OEMs)

Why a new design methodology? SW & HW kept separately SW Millions of customized lines of codes Verification is extremely difficult Certification of the process, not of the functionality! HW Various design methodology Various semantics Extremely slow and costly process with no chance of reusability

Pla?orm based design: PBD Orthogonalize functionality and platform Intersection through mapping Meet in the middle approach Top down: from denotational to further refinements while propagating constraints Bottom up: from library components to abstract models, while propagating performance metrics. Each Middle point is the starting point for further refinements. Need for choosing the correct set of layers Need to synchronize the semantic between the two representations

Pla?orm Library of components Computational Communication Each component has performance metrics + supported functionality Possibility of having place holders Platform instance: specific selection of components in a library to get a given functionality (set the parameters of components)

Wireless Sensor Network Functional Model: SNSP Formally describes the interaction between controllers, actuators and sensors. Protocol Platform: SNAPP Sensor Platform: SNIP Step 1: check for functional support + derivation of constraints Step 2: select sensors and a protocol that are able to implement the functional description

Related strategies Model Driven Development (MDD) Orthogonalization of concerns Mapping functionalities Domain Specific Languages (DSL) Use of a metamodels MILAN framework Orthogonalize computation and communication Already implemented in HW and SW Need for a common semantic and a mathematical description of the interactions for embedded systems.

Wrap up PBD represents a set of contracts among different players along the supply chain Supplier defines performance metrics to be used by the client The client may ask the supplier for specific performance metrics More degrees of freedom design space exploration Open issue: finding the right layers

Leveraging state of the art CAD Functional HW SystemC different semantics to account for hardware concurrency and execution time. It allows verification but it has to be manipulate to be synthesized HDL abstraction of RTL synthesis is possible Embedded SW Need for concurrency, multiprocessing, multithreading Verification by construction synchronous languages Computation and communication don t overlap ( critical path is defined)

Leveraging state of the art CAD (2) Models of Computation (MoC) Need for orthogonalization from architecture Trade expressivity with ease of synthesis (DE, FSM) Need for mixing different MoC (heterogeneous systems) Interface automata: shift the problem to interface and see whether 2 interfaces can communicate Behavioral description: formal sets of behaviors for each subsystems that can be intersected to get the system description. Ptolemy II: more MoC are supported Each subsystem is a thread that can communicate with other systems by sending messages.

Leveraging state of the art CAD (3) Architecture Netlist of connections among components Capabilities of each component Cost: performance metrics of each component and communication medium SW UML, ADL, ECLIPSE

Leveraging state of the art CAD Architecture (2) HW TLM Simulation Engine (SystemC): need for a library of models and of interconnect, each with cost metrics Communication based design: NoC to verify whether the behavior of two components is preserved when connected together assume guarantee approach

Leveraging state of the art CAD Mapping Scheduling Giotto: enforce common semantic language Automatic Optimization Common mathematical description between functionality and platform (boolean algebra) Look for primitives (NAND2) Covering problem

Metropolis Support different MoC Metamodel (MMM) Support different layers of abstraction PBD Functional model Library Evaluation of the cost of a mapped design Functionality + Constraint driven mapping

Metropolis Meta Model (MMM) Support different MoC more language for different applications Functionality description Processes, communication media, netlists (refinement) Constraint specification Set of executions, each consisting of events (call for services) Architectural model Scheduled Netlist: computational and communication components Scheduling Netlist: performance metrics (quantity managers)

MMM (cont.) Mapping Synchronize components to coordinate their interfaces The system does what is modeled in the functional model according to the constraints given by the architectural model. Costraints Define quantities that are not explicit in the MoC semantic (e.g. time) Propagation Specify constraints or check for validity in a specific implementation (LOC)

Tools Parser Check the MMM and creates an abstract syntax tree Simulator Enforce LTL and LOC (prevent or check illegal behaviors) Refinement verification tool Check whether model B is a refinement of model A

Methodology Design flow Specify behaviors Execute abstractions by using constraints Use best synthesis algorithm for a given domain Common semantic background Plug in different subsystems Incorporate external tools

JPEG Encoder Map the encoding algorithm on Intel MXP5800 architecture Step 1: Behavioral Model of the algorithm with a specific semantic Describe the architecture in terms of processes, media and quantity managers running time is the main concern global time manager

JPEG Encoder (cont.) Step 2: Mapping Synchronization constraints among read, write and execution + memory allocation and register location Execution order between different tasks