A General Synthesis Approach for Embedded Systems Design with Applications to Multi-media and Automotive Designs
|
|
- Joy Douglas
- 5 years ago
- Views:
Transcription
1 A General Synthesis Approach for Embedded Systems Design with Applications to Multi-media and Automotive Designs Alberto Sangiovanni Vincentelli (Qi Zhu and Abhijit Davare)
2 Outline Design Trends and Challenges Semantic-Driven Synthesis Flow Common Modeling Domain Automatic Synthesis Validating the Design Flow Automotive Stability Control Image Processing Future Work 2/34
3 Toyota Autonomous Vehicle Technology Roadmap Source: Toyota Web site 3/34
4 Value from Electronics & Software Electronics, Controls & Software Shifting the Basis of Competition in Vehicles -More functions & features -Less hardware -Faster Potential inflection point. Now! Electric Ignition... Software $ Other $ 2% Electronics $ 9% 13% BCM ABS OnStar OBD II HI Spd Data TCC Mechanical $ Rear aud/vid EGR CDs $ ECUs ACC Rear Vision Passive Entry Side Airbags Head Airbags Hybrid PT Electric Brake Other $ DoD 8% Fuel Cell Wheel Motor Electric Fan 76% 1970s 1980s 1990sAVG. 2000s AVG. 2010s 2020s ABS: Antilock Brake System EGR: Exhaust Gas Vehicle Recirculation. Integration ACC: Adaptive Cruise Control GDI: Gas Direct Injection BCM: Body Control Module System Connection OBD: Onboard Diagnostics DoD: Displacement On Demand TCC: Torque Converter Clutch ECS: Subsystem Electronics, Controls, and & Software Features PT: Powertrain Source: Matt Tsien, GM 1M Lines $1182 (+196%) 50 ECUs (+150%) 100M Lines of Code (+9900%) GDI Mechanical $ 55% Software $ 13% Electronics $ 24% Forefront of Innovation 4/34
5 A Typical Car Architecture (BMW) 5/34
6 Design Trends Complexity of embedded systems Time to market Reliability Flexibility Separation of concerns Design reuse Correct-by-construction Functionality MP3, MPEG-4, Wi-Fi, BT, GPS? Mapping Architecture Cell, MXP series, IXP series, Nexperia 6/34
7 Platform-based Design Application Space Architectural Space Application Instance Platform Instance Platform Mapping Platform Design-Space Export Platform: library of resources defining an abstraction layer Resources do contain virtual components i.e., place holders that will be customized in the implementation phase to meet constraints Very important resources are interconnections and communication protocols 7/34
8 Fractal Nature of Design 8/34
9 The next level of Abstraction IP Block Performance Inter IP Communication Performance Models IP Blocks SDF Wire Load abstract Gate Level Model Capacity Load abstract RTL cluster RTL Clusters SW Models Transistor Model Capacity Load abstract cluster abstract cluster 1970 s 1980 s 1990 s Year /34
10 Challenge Functionality and Architecture are modeled separately Function Model Architecture Model Mismatch Find a common language Different semantics (e.g., synchronous vs. asynchronous) Different abstraction level (e.g. instruction vs. block level) and decide the abstraction level Mapping Mapping could be is automatic, ad-hoc, manual, correct-by-construction error-prone 10/34
11 Outline Design Trends and Challenges Semantic-Driven Synthesis Flow Common Modeling Domain Automatic Synthesis Validating the Design Flow Automotive Stability Control Image Processing Future Work 11/34
12 Technology Mapping Mapped Design Function t 1 t 3 + fgh d+e d e a F f g d e F t 4 f b+h h c b a c b h at 2 +c oai21 g (3) oai21(3) Mapping Covering Architecture nand3(3) inv(1) aoi21 (3) Common language: Boolean logic nand2(2) Primitives: NAND2 gate and inverter inv(1) xor (5) nand2(2) nor(2) and2(3) nand3 (3) F oai22 (4) nor3 (3) 12/34
13 Synthesis Flow Function Model Architecture Model CMD Stage 1 Function Model in CMD Common language Primitives Architecture Model in CMD Covering Stage 2 Further Synthesis Stage 3 13/34
14 Modeling Domain Semantic Domain Modeling domain is based on semantic domain and primitives Q: semantic domain - language (trace-based agent algebra [R. Passerone, PhD thesis]) Q.D: domain of agents building blocks Q.A: master alphabet all signals between blocks Q.α : Q.D -> 2 Q.A, each agent has an alphabet which is a subset of Q.A each block has a set of signals Operators: renaming, projection and parallel composition rules to initialize and compose agents s 3 3 proj({ i1, o2}) ( 1 s2 s = rename ( r)( s ) rename( r)( )) i 1 s 1 s 2 i 1 o 1 o 2 i 1 io 12 io 12 io 12 i 2 o 2 o 2 PN semantics 14/34
15 Modeling Domain Primitives New agents can be constructed by applying a finite number of operators in sequence on existing agents. Agent Closure C Q (S) contains all the agents that can be constructed from a set of agents S by applying operators in semantic domain Q. Primitives P abstraction level Primitives are agents, P Q. D. No agent in P can be constructed from other agents in P, i.e., p P, there exists no P' P \ { p} s.t. p CQ(P'). {s 1, s 2 } is a set of primitives in PN semantics, {s 1, s 2, s 3 } is not. s 3 s 1 s 2 i 1 io 12 o 2 15/34
16 Modeling Domain Modeling domain M = C Q (P) is the agent closure of a set of primitives P in semantic domain Q. Contains all the agents that can be constructed from P. E.g., C PN ({s 1, s 2 }) contains all the agents that can be constructed from {s 1, s 2 } by applying operators in PN semantics. Semantic domain Q provides a language for modeling. Primitive P defines a sub-space of the entire modeling space of Q. Abstraction level can be explored by choosing different primitives. What is the relation between different modeling domains? What is common modeling domain? 16/34
17 Relation between Modeling Domains Behaviors Γ: 2 Q.A -> 2 T, each alphabet is associated with a set of traces over trace domain T. Each agent s has a set of traces Γ(Q.α(s)), which are called behaviors, denoted as B(s). s 1 B( s ) = Γ( Q. α ( s )) = ( i V ) ( o V ) i 1 o 1 Ancestor-Child relation between modeling domains Ф(M) = {B(s) s C Q (P) }. M 1 = C Q1 (P 1 ) is the ancestor of M 2 = C Q2 (P 2 ) if Ф(M 2 ) Ф(M 1 ), denoted as M 2 M 1. Example: C PN ({s 3 }) C PN ({s 1, s 2 }) Ancestor more expressive, higher modeling complexity Child more specific, lower modeling complexity 17/34
18 Common Modeling Domain A model is an agent in the modeling domain. A modeling domain M is called common modeling domain between function model f and architecture model a if there exists f M and a M such that B(f ) B(f) and B(a ) B(a). Function Model f in Original Modeling Domain Architecture Model a in Original Modeling Domain O C Function Model f in CMD C O Architecture Model a in CMD 18/34
19 CMD Selection Search for CMDs on Modeling Domain Relation Graph Common Ancestor Modeling Domain of F and A D Larger mapping space F Model Transformation C CMD Model Transformation Simpler model A Original Function Modeling Domain Original Architecture Modeling Domain 19/34
20 CMD Selection Two design aspects when selecting CMD C = C Q (P) Semantics decided by semantic domain Q Expressiveness vs. Analyzability. e.g. Dataflow vs. Static dataflow First choose semantic domain for common ancestor domain D, then refine it in C. Abstraction level decided by primitives P Explore different abstraction level by choosing different primitives. Carried out when select C as child domain of D. Utilize ancestor-child relation to explore candidate child domains formally. Trade-off: complexity and size of mapping space 20/34
21 Outline Design Trends and Challenges Semantic-Driven Synthesis Flow Common Modeling Domain Automatic Synthesis Validating the Design Flow Automotive Stability Control Image Processing Future Work 21/34
22 Covering Problem Formulation Symbols: Function primitive instances : Architecture primitive instances : Mapping decision variables : Quantities (power, area, bandwidth ): Costs (special quantities): Constraints: Decision constraints: Each function primitive instance needs to be covered by one and only one architecture primitive instance. l l l Quantity constraints: Ht ( dij, Qijk ) QCt Constraints from architecture platform or design constraints, such as power constraints, bandwidth constraints, etc. Objective function: Cost function: j S i d = 1 ij G ( d l ij, C l ijk ) F = ( f, f2,..., f A = a, a,..., a d ij l Q ijk l C ijk i, 1 i n 1 n ( 1 2 m ) ) 22/34
23 Solve Covering Problem General purpose solvers MILP: CPLEX, MOSEK, GLPK, GP: GGPLAB, YALMIP, Covering Problem j H S i l t d = 1 ij ( d G ( d l ij ij, Q, C l ijk l ijk ) QC ) l t Domain-specific Algorithms Customizable Branch-based framework Other design concerns Scheduling Buffer sizing Comm. bandwidth 23/34
24 Outline Design Trends and Challenges Semantic-Driven Synthesis Flow Common Modeling Domain Automatic Synthesis Validating the Design Flow Automotive Stability Control Image Processing Future Work 24/34
25 Automotive Stability Control Find common language between functionality and architecture by choosing semantic domain Q in CMD C Q (P). Functionality synchronous Simulink model no message loss or duplication Architecture clock drift between distributed ECUs, asynchronous comm. data loss and duplication mismatch 25/34
26 CMD Selection (Stage 1) Find CMD from modeling domain relation graph D = C PN (P D ) Common ancestor domain: Process Networks semantics P 1 =P F U P A C 2 =C SR (P 2 ) C 1 = C LTTA (P 1 ) P 2 =P F U P A F = C SR (P F ) f = f a = a A = C LTTA (P A ) B(f ) B(f) B(a ) B(a) Original Function modeling domain: Synchronous/Reactive semantics Original Architecture modeling domain: Semantics of LTTA (loosely time-triggered architecture) [1] H. Zeng, A. Davare, A. L. Sangiovanni-Vincentelli, et. al, Design Space Exploration of Automotive Platforms in Metropolis, SAE /34
27 Transformation of architecture model CMD uses synchronous/reactive semantics Function model does not need to be changed Architecture primitives P A should be transformed to P A in CMD to support synchronous/reactive semantics Protocol to avoid data loss [1] Constraints on process periods Requires clock drift to be within a certain range Clock synchronization to restrict the clock drift [2] Alternating bit to avoid data duplication B(a ) B(a), but correct behaviors can be assured when function model f is mapped to architecture model a [1] A. Benveniste, P. Caspi, P. Le Guernic, H. Marchand, J.P. Talpin and Stavros Tripakis, A Protocol for Loosely Time-Triggered Architectures, EMSOFT '02 [2] M. Gergeleit and H. Streich, Implementing a Distributed High-Resolution Real-Time Clock using the CAN-Bus, 1st International CAN-Conference 27/34
28 Automatic Synthesis (Stage 2&3) Covering problem Function primitives instance f i : tasks and messages Architecture primitives instance a j : ECUs and buses Quantity constraints : maximum workload on ECU Objective function: minimize inter-ecu communication and balance computation load across ECUs Utilize the Scotch [1] package Function model graph and architecture graph Partition-based algorithm solves the covering problem Further synthesis Task priorities based on pre-assigned message priorities Task periods Adjusted to satisfy end-to-end latency requirements Task periods need to satisfy the protocol to ensure the correctness of semantics [1] Scotch, 28/34
29 Experimental Results 14 tasks, 48 messages 6 ECUs, 1 bus Automatic synthesized design vs. 6 manual designs Simulated in Metropolis framework Design Total delay (ms) Bus utilization Max ECU utilization Manual % 60% Manual % 72% Automatic % 48% 29/34
30 Image Processing Explore abstraction level of the design by choosing primitives P in CMD C Q (P). Functionality Architecture Data-driven application Can be used in MPEG-2, Motion-JPEG, MPEG-4, etc. Highly parallel heterogeneous platform Designed for image application 8 image signal processors (ISPs) 5 processing elements (PEs) in each ISP 30/34
31 CMD Selection (Stage 1) Dataflow semantics Choose proper abstraction level (granularity) Too coarse inefficient usage of highly parallel platform Too fine scheduling difficulties and model complexity Explored four CMDs Block level Coarse sub-block level Fine sub-block level Instruction level Instruction fine sub-block coarse sub-block F block A 31/34
32 Function Model at Different CMDs Block level CMD CSC Shift DCT Quantization Huffman child Coarse sub-block level CMD ZigZag Multi 1D-DCT 1D-DCT Transpose Transpose RLE Lookup Fine sub-block level CMD Add4 Add2 Sub2 Mult1 ancestor Sub4 Mult2 32/34
33 Architecture Model Architecture model has the same abstraction level in all CMDs for this case study. PEs, global registers, memories are architecture primitives in all CMDs. Abstraction levels of mapped designs in this case study are dictated by the functional abstraction levels. No single PE can support DCT block so block level CMD is not suitable. Complexity is too high so instruction level CMD is not suitable. Important to find a CMD at proper abstraction level 33/34
34 Automatic Synthesis (Stage 2&3) Mapping at coarse and fine sub-block level CMDs. Function primitive instances f i : function blocks and channels Architecture primitive instances a j : PEs, GRs and memory Quantity 1400 Coarse sub-block level constraints : maximum # of registers Objective 1200 function: throughput 1000 Fine sub-block level Compare # of cycles to perform DCT for a 8x8 block (simulated in Metropolis, 800 accuracy within 1% [1]) Cycles F-automatic F-manual-1 F-manual-2 C-automatic Mappings Choosing a CMD at proper abstraction level can greatly affect [1] A. Davare, Q. Zhu, J. Moondanos and A. L. Sangiovanni-Vincentelli, JPEG Encoding on the the MXP5800: performance A Platform-based of the mapping. Design Case Study, EstiMedia /34
35 Outline Design Trends and Challenges Semantic-Driven Synthesis Flow Common Modeling Domain Automatic Synthesis Validating the Design Flow Automotive Stability Control Image Processing Future Work 35/34
36 Future Work Ongoing projects: Task allocation and priority assignment for automotive systems stage 2 Period synthesis for automotive systems stage 3 Future work: Complete synthesis flow for automotive domain Multimedia domain case study H.264 Synthesis from synchronous models to general multiprocessor platform Automotive Multimedia Sync. synthesis 01/ Months 36/34
37 Contributions A synthesis flow in which semantics and abstraction level are formally determined, and automatic algorithms can be applied. The method was validated by industrial case studies with different focus. Automotive stability control: choose semantics Image processing: explore abstraction level Regardless of the focus, applications from different domains can be solved in the same way by our flow. 37/34
MATLAB Expo Simulation Based Automotive Communication Design using MATLAB- SimEvent. Sudhakaran M Anand H General Motors
MATLAB Expo 2013 Simulation Based Automotive Communication Design using MATLAB- SimEvent Sudhakaran M Anand H General Motors 1 Agenda Introduction Different Analysis Methods Analytical vs. Simulation Approach
More informationOutline. SLD challenges Platform Based Design (PBD) Leveraging state of the art CAD Metropolis. Case study: Wireless Sensor Network
By Alberto Puggelli Outline SLD challenges Platform Based Design (PBD) Case study: Wireless Sensor Network Leveraging state of the art CAD Metropolis Case study: JPEG Encoder SLD Challenge Establish a
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationPart 2: Principles for a System-Level Design Methodology
Part 2: Principles for a System-Level Design Methodology Separation of Concerns: Function versus Architecture Platform-based Design 1 Design Effort vs. System Design Value Function Level of Abstraction
More informationSchedule Integration for Time-Triggered Systems
Schedule Integration for Time-Triggered Systems Outline Motivation Automotive software Automotive architectures Integration Challenge Time-triggered automotive systems Sychronization Schedule Integration
More informationSoC Design for the New Millennium Daniel D. Gajski
SoC Design for the New Millennium Daniel D. Gajski Center for Embedded Computer Systems University of California, Irvine www.cecs.uci.edu/~gajski Outline System gap Design flow Model algebra System environment
More informationExploring Trade-off s Between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment
Exploring Trade-off s Between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment Sri Kanajan General Motors Corporation Warren, Michigan 48090 sri.kanajan@gm.com
More informationAn Encapsulated Communication System for Integrated Architectures
An Encapsulated Communication System for Integrated Architectures Architectural Support for Temporal Composability Roman Obermaisser Overview Introduction Federated and Integrated Architectures DECOS Architecture
More informationAutomotive Networks Are New Busses and Gateways the Answer or Just Another Challenge? ESWEEK Panel Oct. 3, 2007
Automotive Networks Are New Busses and Gateways the Answer or Just Another Challenge? ESWEEK Panel Oct. 3, 2007 Automotive Networks complex networks hundreds of functions 50+ ECUs (Electronic Control Unit)
More informationSecurity Analysis of modern Automobile
Security Analysis of modern Automobile Dixit Verma Department of Electrical & Computer Engineering Missouri University of Science and Technology dv6cb@mst.edu 20 Apr 2017 Outline Introduction Attack Surfaces
More informationApplication. Diagnosing the dashboard by the CANcheck software. Introduction
Diagnosing the dashboard by the CANcheck software Introduction In recent years, vehicle electronics technology improved and advances day by day. A great of advanced electronic technology has been applied
More informationA Graduate Embedded System Education Program
A Graduate Embedded System Education Program Alberto Sangiovanni-Vincentelli Department of EECS, University of California at Berkeley EE249:Fall03 The Killer Applications for the Future? 2 Energy Conservation
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationLecture 12 VHDL Synthesis
CPE 487: Digital System Design Spring 2018 Lecture 12 VHDL Synthesis Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030 1 What is Synthesis?
More informationL2: Design Representations
CS250 VLSI Systems Design L2: Design Representations John Wawrzynek, Krste Asanovic, with John Lazzaro and Yunsup Lee (TA) Engineering Challenge Application Gap usually too large to bridge in one step,
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationFrom synchronous models to distributed, asynchronous architectures
From synchronous models to distributed, asynchronous architectures Stavros Tripakis Joint work with Claudio Pinello, Cadence Alberto Sangiovanni-Vincentelli, UC Berkeley Albert Benveniste, IRISA (France)
More informationIEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOL. 7, NO. 1, FEBRUARY
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOL. 7, NO. 1, FEBRUARY 2011 1 Schedule Optimization of Time-Triggered Systems Communicating Over the FlexRay Static Segment Haibo Zeng, Marco Di Natale, Member,
More informationDesign For High Performance Flexray Protocol For Fpga Based System
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) e-issn: 2319 4200, p-issn No. : 2319 4197 PP 83-88 www.iosrjournals.org Design For High Performance Flexray Protocol For Fpga Based System E. Singaravelan
More informationIntroduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation
Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 8 HW/SW Co-Design Sources: Prof. Margarida Jacome, UT Austin Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu
More informationUnit 2: High-Level Synthesis
Course contents Unit 2: High-Level Synthesis Hardware modeling Data flow Scheduling/allocation/assignment Reading Chapter 11 Unit 2 1 High-Level Synthesis (HLS) Hardware-description language (HDL) synthesis
More informationHierarchical FSMs with Multiple CMs
Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung
More informationFunctional modeling style for efficient SW code generation of video codec applications
Functional modeling style for efficient SW code generation of video codec applications Sang-Il Han 1)2) Soo-Ik Chae 1) Ahmed. A. Jerraya 2) SD Group 1) SLS Group 2) Seoul National Univ., Korea TIMA laboratory,
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationThe House Intelligent Switch Control Network based On CAN bus
The House Intelligent Switch Control Network based On CAN bus A.S.Jagadish Department Electronics and Telecommunication Engineering, Bharath University Abstract The Embedded Technology is now in its prime
More informationTU Wien. Fault Isolation and Error Containment in the TT-SoC. H. Kopetz. TU Wien. July 2007
TU Wien 1 Fault Isolation and Error Containment in the TT-SoC H. Kopetz TU Wien July 2007 This is joint work with C. El.Salloum, B.Huber and R.Obermaisser Outline 2 Introduction The Concept of a Distributed
More informationAutomobile Design and Implementation of CAN bus Protocol- A Review S. N. Chikhale Abstract- Controller area network (CAN) most researched
Automobile Design and Implementation of CAN bus Protocol- A Review S. N. Chikhale Abstract- Controller area network (CAN) most researched communication protocol used for automotive industries. Now we are
More informationVerilog. What is Verilog? VHDL vs. Verilog. Hardware description language: Two major languages. Many EDA tools support HDL-based design
Verilog What is Verilog? Hardware description language: Are used to describe digital system in text form Used for modeling, simulation, design Two major languages Verilog (IEEE 1364), latest version is
More informationHeterogeneous Modeling: Hybrid Systems
Heterogeneous Modeling: Hybrid Systems Hybrid Models Automotive Powertrain Languages and Verification Problems Simulink and StateFlow CheckMate Charon Masaccio Motivation Hybrid Systems are becoming a
More informationECE 3060 VLSI and Advanced Digital Design
ECE 3060 VLSI and Advanced Digital Design Lecture 16 Technology Mapping/Library Binding Outline Modeling and problem analysis Rule-based systems for library binding Algorithms for library binding structural
More informationModel-based Analysis of Event-driven Distributed Real-time Embedded Systems
Model-based Analysis of Event-driven Distributed Real-time Embedded Systems Gabor Madl Committee Chancellor s Professor Nikil Dutt (Chair) Professor Tony Givargis Professor Ian Harris University of California,
More informationStandardized Tool Components for NRMM-Diagnostics
Standardized Tool Components for NRMM-Diagnostics Peter Subke (Softing Automotive Electronics) In the past, passenger car manufacturers have learned the lesson that competition on the level of bits and
More informationCo-synthesis and Accelerator based Embedded System Design
Co-synthesis and Accelerator based Embedded System Design COE838: Embedded Computer System http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationNetworks on Chip. Axel Jantsch. November 24, Royal Institute of Technology, Stockholm
Networks on Chip Axel Jantsch Royal Institute of Technology, Stockholm November 24, 2004 Network on Chip Seminar, Linköping, November 25, 2004 Networks on Chip 1 Overview NoC as Future SoC Platforms What
More informationCompositionality in system design: interfaces everywhere! UC Berkeley
Compositionality in system design: interfaces everywhere! Stavros Tripakis UC Berkeley DREAMS Seminar, Mar 2013 Computers as parts of cyber physical systems cyber-physical ~98% of the world s processors
More informationEmbedded software design with Polychrony
Embedded software design with Polychrony DATE 09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools Jean-Pierre Talpin, RIA List of contributors
More informationLong Term Trends for Embedded System Design
Long Term Trends for Embedded System Design Ahmed Amine JERRAYA Laboratoire TIMA, 46 Avenue Félix Viallet, 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr Abstract. An embedded system is an application
More informationCommunication and Co-Simulation Infrastructure for Heterogeneous System Integration
Communication and Co-Simulation Infrastructure for Heterogeneous System Integration Guang Yang 1,XiChen 2, Felice Balarin 3, Harry Hsieh 2, Alberto Sangiovanni-Vincentelli 1 1 University of California,
More informationGiancarlo Vasta, Magneti Marelli, Lucia Lo Bello, University of Catania,
An innovative traffic management scheme for deterministic/eventbased communications in automotive applications with a focus on Automated Driving Applications Giancarlo Vasta, Magneti Marelli, giancarlo.vasta@magnetimarelli.com
More informationMODELING LANGUAGES AND ABSTRACT MODELS. Giovanni De Micheli Stanford University. Chapter 3 in book, please read it.
MODELING LANGUAGES AND ABSTRACT MODELS Giovanni De Micheli Stanford University Chapter 3 in book, please read it. Outline Hardware modeling issues: Representations and models. Issues in hardware languages.
More informationHandling Challenges of Multi-Core Technology in Automotive Software Engineering
Model Based Development Tools for Embedded Multi-Core Systems Handling Challenges of Multi-Core Technology in Automotive Software Engineering VECTOR INDIA CONFERENCE 2017 Timing-Architects Embedded Systems
More informationELEC 5260/6260/6266 Embedded Computing Systems
ELEC 5260/6260/6266 Embedded Computing Systems Spring 2019 Victor P. Nelson Text: Computers as Components, 4 th Edition Prof. Marilyn Wolf (Georgia Tech) Course Web Page: http://www.eng.auburn.edu/~nelsovp/courses/elec5260_6260/
More informationFIXED PRIORITY SCHEDULING ANALYSIS OF THE POWERTRAIN MANAGEMENT APPLICATION EXAMPLE USING THE SCHEDULITE TOOL
FIXED PRIORITY SCHEDULING ANALYSIS OF THE POWERTRAIN MANAGEMENT APPLICATION EXAMPLE USING THE SCHEDULITE TOOL Jens Larsson t91jla@docs.uu.se Technical Report ASTEC 97/03 DoCS 97/82 Department of Computer
More informationOptimizing Mapping in System Level Design
Optimizing Mapping in System Level Design Qi Zhu Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2008-126 http://www.eecs.berkeley.edu/pubs/techrpts/2008/eecs-2008-126.html
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationINTRODUCTION TO FPGA ARCHITECTURE
3/3/25 INTRODUCTION TO FPGA ARCHITECTURE DIGITAL LOGIC DESIGN (BASIC TECHNIQUES) a b a y 2input Black Box y b Functional Schematic a b y a b y a b y 2 Truth Table (AND) Truth Table (OR) Truth Table (XOR)
More informationArchitectural Synthesis Techniques for Distributed Automotive System
Architectural Synthesis Techniques for Distributed Automotive System Wei Zheng Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2009-73 http://www.eecs.berkeley.edu/pubs/techrpts/2009/eecs-2009-73.html
More informationContemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.
Contemporary Design We have been talking about design process Let s now take next steps into examining in some detail Increasing complexities of contemporary systems Demand the use of increasingly powerful
More informationPattern-Based Analysis of an Embedded Real-Time System Architecture
Pattern-Based Analysis of an Embedded Real-Time System Architecture Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 Outline Introduction to SAE AADL Standard The case study Towards
More informationINSTRUMENT CLUSTER 2.0
INSTRUMENT CLUSTER 2.0 Summary THE CONTEXT Electronic Content Timeline The Challenge MAGNETI MARELLI TARGET Digital Cluster Advantages The Requirements THE SOLUTION Project Definition System PROJECT DEVELOPEMENT
More informationSecurity Concerns in Automotive Systems. James Martin
Security Concerns in Automotive Systems James Martin Main Questions 1. What sort of security vulnerabilities do modern cars face today? 2. To what extent are external attacks possible and practical? Background
More informationController area network
Controller area network From Wikipedia, the free encyclopedia (Redirected from Controller area network) Controller area network (CAN or CAN-bus) is a vehicle bus standard designed to allow microcontrollers
More informationModeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
More information6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )
6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals
More informationSingle Chip Heterogeneous Multiprocessor Design
Single Chip Heterogeneous Multiprocessor Design JoAnn M. Paul July 7, 2004 Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh, PA 15213 The Cell Phone, Circa 2010 Cell
More informationFPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011
FPGA for Complex System Implementation National Chiao Tung University Chun-Jen Tsai 04/14/2011 About FPGA FPGA was invented by Ross Freeman in 1989 SRAM-based FPGA properties Standard parts Allowing multi-level
More informationEmbedded Real-Time Systems. Facts and figures. Characteristics
Embedded Real-Time Systems Properties of embedded real-time systems Types of functionality Many different types coexist Run-time support Real-time Operating systems (RTOS) Modelling embedded real-time
More informationDesign of Transport Triggered Architecture Processor for Discrete Cosine Transform
Design of Transport Triggered Architecture Processor for Discrete Cosine Transform by J. Heikkinen, J. Sertamo, T. Rautiainen,and J. Takala Presented by Aki Happonen Table of Content Introduction Transport
More informationAMDC 2017 Liviona Multi-Core in Automotive Powertrain and Next Steps Towards Parallelization
Bitte decken Sie die schraffierte Fläche mit einem Bild ab. Please cover the shaded area with a picture. (24,4 x 11,0 cm) AMDC 2017 Liviona Multi-Core in Automotive Powertrain and Ralph Mader, 25. April
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationSpecC Methodology for High-Level Modeling
EDP 2002 9 th IEEE/DATC Electronic Design Processes Workshop SpecC Methodology for High-Level Modeling Rainer Dömer Daniel D. Gajski Andreas Gerstlauer Center for Embedded Computer Systems Universitiy
More informationUC Berkeley Mobies Technology Project
UC Berkeley Mobies Technology Project Process-Based Software Components for Networked Embedded Systems PI: Edward Lee CoPI: Tom Henzinger Heterogeneous Modeling Discrete-Event RAM mp I/O DSP DXL ASIC Hydraulic
More informationParallel Programming Multicore systems
FYS3240 PC-based instrumentation and microcontrollers Parallel Programming Multicore systems Spring 2011 Lecture #9 Bekkeng, 4.4.2011 Introduction Until recently, innovations in processor technology have
More informationWorkflow for Control System Design and Implementation
Workflow for Control System Design and Implementation - Dhirendra Singh, Application Engineer - Shobhit Shanker, Application Engineer 2012 The MathWorks, Inc. 1 Agenda Industry Trends and Challenges Design
More informationModel Based Systems Engineering Engine Control: from concept to validation. Jan Smolders Technical Account Manager
Model Based Systems Engineering Engine Control: from concept to validation Jan Smolders Technical Account Manager Table of Content Model Driven Development MiL SiL HiL Model adaptation to Real-Time Towards
More informationAdditionally: IBM JS 20 Connected via Sunet - 10 Gbit/s (not point-to-point) Växjö University Sensor-GRIDs
A Grid-like Infrastructure for Sensor-Networks J. Andersson M. Ericsson M. Karlsson Welf Löwe www.lois-space.net Växjö University Project Multi-purpose radio research facility, Primarily intended for radio
More informationUSING PAPYRUS IN A DESIGN SPACE EXPLORATION TOOLCHAIN CURRENT DEVELOPMENTS AT FLANDERS MAKE
USING PAPYRUS IN A DESIGN SPACE EXPLORATION TOOLCHAIN CURRENT DEVELOPMENTS AT FLANDERS MAKE Who is Flanders Make? A Flemish research institute whose mission is to strengthen the long-term international
More informationDigital Hardware-/Softwaresystems Specification
Digital Hardware-/Softwaresystems Specification Seminar Architecture & Design Methods for Embedded Systems Summer Term 2006 University of Stuttgart Faculty of Computer Science, Electrical Engineering and
More informationOverview. Design flow. Principles of logic synthesis. Logic Synthesis with the common tools. Conclusions
Logic Synthesis Overview Design flow Principles of logic synthesis Logic Synthesis with the common tools Conclusions 2 System Design Flow Electronic System Level (ESL) flow System C TLM, Verification,
More informationSynchronous Formal Design of Cyber-Physical Systems
1 Context Synchronous Formal Design of Cyber-Physical Systems The project conducted by Centre de recherche de l ECE Paris (axis Systèmes Intelligent et Communiquants) in collaboration with other institutions
More informationMLR Institute of Technology
MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN
More information(ii) Simplify and implement the following SOP function using NOR gates:
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be
More informationDeveloping deterministic networking technology for railway applications using TTEthernet software-based end systems
Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n 100021 Astrit Ademaj, TTTech Computertechnik AG Outline GENESYS requirements
More informationHardware-Software Codesign. 6. System Simulation
Hardware-Software Codesign 6. System Simulation Lothar Thiele 6-1 System Design specification system simulation (this lecture) (worst-case) perf. analysis (lectures 10-11) system synthesis estimation SW-compilation
More informationPilot: A Platform-based HW/SW Synthesis System
Pilot: A Platform-based HW/SW Synthesis System SOC Group, VLSI CAD Lab, UCLA Led by Jason Cong Zhong Chen, Yiping Fan, Xun Yang, Zhiru Zhang ICSOC Workshop, Beijing August 20, 2002 Outline Overview The
More informationReconfigurable Cell Array for DSP Applications
Outline econfigurable Cell Array for DSP Applications Chenxin Zhang Department of Electrical and Information Technology Lund University, Sweden econfigurable computing Coarse-grained reconfigurable cell
More informationSystem-level simulation (HW/SW co-simulation) Outline. EE290A: Design of Embedded System ASV/LL 9/10
System-level simulation (/SW co-simulation) Outline Problem statement Simulation and embedded system design functional simulation performance simulation POLIS implementation partitioning example implementation
More informationPartitioned Control Challenge Problem
Partitioned Control Challenge Problem Introduction The lack of model-based tools to analyze and implement the distribution of software functionality between multiple targets is a problem faced in the automotive
More informationTECHNOLOGY MAPPING FOR THE ATMEL FPGA CIRCUITS
TECHNOLOGY MAPPING FOR THE ATMEL FPGA CIRCUITS Zoltan Baruch E-mail: Zoltan.Baruch@cs.utcluj.ro Octavian Creţ E-mail: Octavian.Cret@cs.utcluj.ro Kalman Pusztai E-mail: Kalman.Pusztai@cs.utcluj.ro Computer
More informationDevelopment of Intrusion Detection System for vehicle CAN bus cyber security
Development of Intrusion Detection System for vehicle CAN bus cyber security Anastasia Cornelio, Elisa Bragaglia, Cosimo Senni, Walter Nesci Technology Innovation - SSEC 14 Workshop Automotive SPIN Italia
More informationThroughput-optimizing Compilation of Dataflow Applications for Multi-Cores using Quasi-Static Scheduling
Throughput-optimizing Compilation of Dataflow Applications for Multi-Cores using Quasi-Static Scheduling Tobias Schwarzer 1, Joachim Falk 1, Michael Glaß 1, Jürgen Teich 1, Christian Zebelein 2, Christian
More informationA Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design
A Unified HW/SW Interface Model to Remove Discontinuities between HW and SW Design Ahmed Amine JERRAYA EPFL November 2005 TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr
More informationStorage I/O Summary. Lecture 16: Multimedia and DSP Architectures
Storage I/O Summary Storage devices Storage I/O Performance Measures» Throughput» Response time I/O Benchmarks» Scaling to track technological change» Throughput with restricted response time is normal
More informationAUTOSAR proofs to be THE automotive software platform for intelligent mobility
AUTOSAR proofs to be THE automotive software platform for intelligent mobility Dr.-Ing. Thomas Scharnhorst AUTOSAR Spokesperson Simon Fürst, BMW AG Stefan Rathgeber, Continental Corporation Lorenz Slansky,
More informationMixed-Criticality Systems based on a CAN Router with Support for Fault Isolation and Selective Fault-Tolerance
IFAC 2014 Mixed-Criticality Systems based on a Router with Support for Fault Isolation and Selective Fault-Tolerance Roland Kammerer 1, Roman Obermaisser², Mino Sharkhawy 1 1 Vienna University of Technology,
More informationS-Store: Streaming Meets Transaction Processing
S-Store: Streaming Meets Transaction Processing H-Store is an experimental database management system (DBMS) designed for online transaction processing applications Manasa Vallamkondu Motivation Reducing
More informationFPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
More informationECE 551 System on Chip Design
ECE 551 System on Chip Design Introducing Bus Communications Garrett S. Rose Fall 2018 Emerging Applications Requirements Data Flow vs. Processing µp µp Mem Bus DRAMC Core 2 Core N Main Bus µp Core 1 SoCs
More informationHardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationSpeaker: Kayting Adviser: Prof. An-Yeu Wu Date: 2009/11/23
98-1 Under-Graduate Project Synthesis of Combinational Logic Speaker: Kayting Adviser: Prof. An-Yeu Wu Date: 2009/11/23 What is synthesis? Outline Behavior Description for Synthesis Write Efficient HDL
More informationAutomated Space/Time Scaling of Streaming Task Graphs. Hossein Omidian Supervisor: Guy Lemieux
Automated Space/Time Scaling of Streaming Task Graphs Hossein Omidian Supervisor: Guy Lemieux 1 Contents Introduction KPN-based HLS Tool for MPPA overlay Experimental Results Future Work Conclusion 2 Introduction
More informationECE 545 Lecture 5. Data Flow Modeling in VHDL. George Mason University
ECE 545 Lecture 5 Data Flow Modeling in VHDL George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 4, Concurrent Signal Assignment Statements of VHDL 2 Types of VHDL Description
More informationExploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture
Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture Ramadass Nagarajan Karthikeyan Sankaralingam Haiming Liu Changkyu Kim Jaehyuk Huh Doug Burger Stephen W. Keckler Charles R. Moore Computer
More informationAUTOMATIC FUNCTIONALITY ASSIGNMENT TO AUTOSAR MULTICORE DISTRIBUTED ARCHITECTURES
AUTOMATIC FUNCTIONALITY ASSIGNMENT TO AUTOSAR MULTICORE DISTRIBUTED ARCHITECTURES Florin Maticu, Paul Pop Technical University of Denmark (DTU) Axbrink Christian, Islam Mafijul Volvo Group Trucks Technology,
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING
INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.
More informationCadence SystemC Design and Verification. NMI FPGA Network Meeting Jan 21, 2015
Cadence SystemC Design and Verification NMI FPGA Network Meeting Jan 21, 2015 The High Level Synthesis Opportunity Raising Abstraction Improves Design & Verification Optimizes Power, Area and Timing for
More informationELEC 5260/6260/6266 Embedded Computing Systems
ELEC 5260/6260/6266 Embedded Computing Systems Spring 2018 Victor P. Nelson Text: Computers as Components, 4 th Edition Prof. Marilyn Wolf (Georgia Tech) Course Web Page: http://www.eng.auburn.edu/~nelsovp/courses/elec5260_6260/
More informationTechnology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas
Technology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas 1 RTL Design Flow HDL RTL Synthesis Manual Design Module Generators Library netlist
More information