Digital System Design

Similar documents
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES

Evolution of CAD Tools & Verilog HDL Definition

VLSI Design Automation

VHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline

Hardware Modelling. Design Flow Overview. ECS Group, TU Wien

Lecture 3 Introduction to VHDL

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University

Chapter 2. Boolean Algebra and Logic Gates

Boolean Logic CS.352.F12

VLSI Design Automation

Two HDLs used today VHDL. Why VHDL? Introduction to Structured VLSI Design

VHDL. VHDL History. Why VHDL? Introduction to Structured VLSI Design. Very High Speed Integrated Circuit (VHSIC) Hardware Description Language

Hardware Modeling. Hardware Description. ECS Group, TU Wien

VLSI Design Automation. Calcolatori Elettronici Ing. Informatica

Overview of Digital Design Methodologies

Contemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.

CMPT 250: Computer Architecture. Using LogicWorks 5. Tutorial Part 1. Somsubhra Sharangi

Introduction to VHDL. Module #5 Digilent Inc. Course

Programmable Logic Devices II

Digital Design Methodology

FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1

Digital Design Methodology (Revisited) Design Methodology: Big Picture

ELEC 2200 Digital Logic Circuits

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi

More Course Information

Digital Design Using VHDL Using Xilinx s Tool for Synthesis and ModelSim for Verification

Hardware Synthesis. References

structure syntax different levels of abstraction

Here is a list of lecture objectives. They are provided for you to reflect on what you are supposed to learn, rather than an introduction to this

ENGIN 241 Digital Systems with Lab

System Synthesis of Digital Systems

COE 561 Digital System Design & Synthesis Introduction

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

CMSC 611: Advanced Computer Architecture

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

VHDL VS VERILOG.

EE595. Part VIII Overall Concept on VHDL. EE 595 EDA / ASIC Design Lab

Lab 3: Standard Combinational Components

Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL)

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

VLSI Design Automation. Maurizio Palesi

Hardware Description Languages (HDLs) Verilog

I 3 I 2. ! Language of logic design " Logic optimization, state, timing, CAD tools

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

Overview of Digital Design with Verilog HDL 1

Verilog Fundamentals. Shubham Singh. Junior Undergrad. Electrical Engineering

EECS 3201: Digital Logic Design Lecture 4. Ihab Amer, PhD, SMIEEE, P.Eng.

ECE 459/559 Secure & Trustworthy Computer Hardware Design

Chapter 1 Overview of Digital Systems Design

EITF35: Introduction to Structured VLSI Design

Introduction to VHDL Design on Quartus II and DE2 Board

Design Methodologies and Tools. Full-Custom Design

Introduction to VHDL #3

Tutorial on VHDL and Verilog Applications

Control and Datapath 8


Abi Farsoni, Department of Nuclear Engineering and Radiation Health Physics, Oregon State University

Board-Data Processing. VHDL Exercises. Exercise 1: Basics of VHDL Programming. Stages of the Development process using FPGA s in Xilinx ISE.

C-Based Hardware Design

HIERARCHICAL DESIGN. RTL Hardware Design by P. Chu. Chapter 13 1

Outline HIERARCHICAL DESIGN. 1. Introduction. Benefits of hierarchical design

Boolean Algebra and Logic Gates

Hardware Description Language VHDL (1) Introduction

Nikhil Gupta. FPGA Challenge Takneek 2012

ECE 3220 Digital Design with VHDL. Course Information. Lecture 1

Designing with VHDL and FPGA

Register Transfer Level in Verilog: Part I

Verilog. What is Verilog? VHDL vs. Verilog. Hardware description language: Two major languages. Many EDA tools support HDL-based design

FPGA Based Digital Design Using Verilog HDL

Revision: August 30, Overview

VHDL Sample Slides Rev Sample Slides from the 2-day and 4-day VHDL Training Courses

01 1 Electronic Design Automation (EDA) the correctness, testability, and compliance of a design is checked by software

For a long time, programming languages such as FORTRAN, PASCAL, and C Were being used to describe computer programs that were

DIGITAL LOGIC WITH VHDL (Fall 2013) Unit 1

Lecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration

Fundamental Design Concepts. Fundamental Concepts. Modeling Domains. Basic Definitions. New terminology and overloaded use of common words

ASIC Design Flow. P.Radhakrishnan, Senior ASIC-Core Development Engineer, Toshiba, 1060, Rincon Circle, San Jose, CA (USA) Jan 2000 (Issue-3)

Introduction to CMOS VLSI Design (E158) Lab 4: Controller Design

PINE TRAINING ACADEMY

What is Verilog HDL? Lecture 1: Verilog HDL Introduction. Basic Design Methodology. What is VHDL? Requirements

Design Progression With VHDL Helps Accelerate The Digital System Designs

Chapter 2 Basic Logic Circuits and VHDL Description

ELCT 501: Digital System Design

Hardware Design Verification: Simulation and Formal Method-Based Approaches William K Lam Prentice Hall Modern Semiconductor Design Series

Synthesis of Combinational and Sequential Circuits with Verilog

LSN 6 Programmable Logic Devices

Outline. CPE/EE 422/522 Advanced Logic Design L05. Review: General Model of Moore Sequential Machine. Review: Mealy Sequential Networks.

ECE U530 Digital Hardware Synthesis. Programming Assignments

CET4805 Component and Subsystem Design II. EXPERIMENT # 2: VHDL(VHSIC Hardware Descriptive Language) Name: Date:

Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number. Chapter 3

Field Programmable Gate Array

DESIGN STRATEGIES & TOOLS UTILIZED

Experiment 8 Introduction to VHDL

1 Design Process HOME CONTENTS INDEX. For further assistance, or call your local support center

Lecture 3: Modeling in VHDL. EE 3610 Digital Systems

Example of Digital System Design

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

CHAPTER 1 INTRODUCTION

Chapter 6 Combinational-Circuit Building Blocks

Introduction to Verilog HDL

Transcription:

Digital System Design Analog time varying signals that can take on any value across a continuous range of voltage, current or other metric Digital signals are modeled with two states, 0 or 1 underneath it is all analog

Digital logic levels TTL logic levels with noise margins Sending system: VOL: output low voltage VOH: output high voltage Receiving system: VIL: input low voltage VIH: input high voltage

Why digital? Reproducibility of results Outputs of analog circuits vary with temperature, power supply voltage, component aging Ease of design Logic vs calculus, e.g. digital vs analog computer Flexibility and functionality Programmability tools Speed Economy and the technology keeps improving!

Digital System Design System orderly interconnection of parts into a meaningful whole interactions and interconnections define the system What are the system components? depends entirely on your point of view

Closed Digital System Components/Interfaces Board Programmable Logic devices Integrated circuits Gates Transistors IC Manufacturing process Device physics

Gajski-Kuhn Y-Chart Gajski, D., Kuhn, R.: New VLSI Tools Guest Editors Introduction. IEEE Computer, Bd. 16,1983 (original) Walker, R., Thomas, D.: A Model for design Representation and Synthesis. Proc. Design Automation Conference, 1985 (refinement)

Digital System Design Simple systems can be designed by one person using ad hoc methods Real-world systems are design by teams require a systematic modular design methodology decompose system to define components to be designed define information needed and produced define relationships between components dependencies, sequences EDA tools used

A Simple Design Methodology Requirements and Constraints Design Synthesize Physical Implementation Manufacture Functional Verification Post-synthesis Verification Physical Verification Test OK? Y OK? Y OK? Y N N N

Hierarchical Design Circuits are too complex for us to design all the detail at once Design subsystems for simple functions Compose subsystems to form the system Treating subcircuits as black box components Verify independently, then verify the composition Top-down/bottom-up design

Hierarchical Design Architecture Design Design Functional Verification N OK? Y N Unit Design Unit Verification OK? Y Integration Verification N OK? Y

Digital System Design Design process Start with a word problem Functional specification Define inputs, outputs, control lines Describe circuit function; what not how Block diagram Pictorial Major functional modules and interconnections

The Design Process specifications word problem functional specification Design a circuit to select one of two inputs depending on the value of a control variable. Design a system where the output will be if = ; if =. block diagram

Functional vs Operational block diagrams http://www.freescale.com/applications/consumer/home-appliances/washing-machines:aplwsm

Formal Specifications the how Abstractions Truth tables Boolean equations Timing diagrams Structured logic device descriptions State tables State diagrams HDL code VS Representations Gate level circuit diagram MSI level circuit diagram Transistor level circuit diagram Structured logic device descriptions State tables State diagrams HDL code

The Design Process formal specifications Truth table the output will be if = 0; if = 1. 0 0 0 0 0 1 0 0 1 0 0 1 1 1 0 1 0 0 1 0 0 1 1 1 1 0 1 0 1 1 1 1 Boolean equations

The Design Process representations Gate level circuit diagram MSI level circuit diagram Transistor level circuit diagram

The Design Process HDLs Abel program module mux2 title two input multiplexer MUX2 device P16V8 A, B, S pin 1, 2, 3; Z pin 13 istype com ; equations WHEN S == 0 THEN Z=A; ELSE Z=B; end mux2

The Design Process HDLs VHDL program -- behavioural library IEEE; use IEEE.std_logic_1164.all; entity mux2 is port ( A, B, S : in STD_LOGIC; Z : out STD_LOGIC); end mux2; architecture mux2_arch of mux2 begin Z <= A when S = 0 else B; end mux2_arch;

The Design Process HDLs Verilog program -- behavioural module mux2 ( input A, B, S output Z ); Assign Z = S? A : B ; endmodule

The Design Process then what Simulate Test repeat above steps as necessary Build prototype Test repeat above steps as necessary Final build and most importantly

The Design Process document Documentation Functional specification Block diagram Timing diagram Structured logic device description Schematic diagram Circuit description in words Explain how the circuit works

Alternate solutions look at Performance Semiconductor material Number of gates, types Circuit structure, layout Size (physical) Cost Minimize components (number) Minimize board space Use programmable logic devices Minimize manufacturing costs (large runs) Use commercially available components (small runs)

Terms I make a distinction between: Analysis logic diagram formal description representation abstraction Synthesis formal description logic diagram abstraction representation Design informal description representation

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback