Flasher Board REV C, 07/15/03

Size: px

Start display at page:

Download "Flasher Board REV C, 07/15/03"

Geoffrey Craig
6 years ago
Views:

1 ANOE CATHOE FET FET PS0-A-N NF N_ N_ O_ O_ P_ P_ S0LV0ATM-N ---N 0NF -0--N UFV ANOE CATHOE FET FET PS0-A-N A B M0CT-N UH -0--N UFV MURS0ICT-N NF 0UH PC00CT-N 0UH PC00CT-N Flasher Board REV C, 0//0 V HV -V -HV PV PV A A A A A N P 0 G G G G G G G G G G G G G G P_TRIG RN TI TO TRIGN TRIGP UNEF WN. TW--0-L---00 ANOE CATHOE FET FET PS0-A-N -0--N UFV 0UFV NF MAXEUB S V VSS CSN IN L W H ANOE CATHOE FET FET PS0-A-N V VIN TO TI CE FB LX V NCP0SNT 0UFV -0--N UFV ZXMN0FCT-N ZXMN0FCT-N -V ANOE R 0 CATHOEANOE PV CCIN POTLO POTCOM POTHI LVA RAWV R C C CCON PV R0 OR R K R.K U 0 J PV U0 R 0 V 0 U R 0.0K C C C R 0 U J PV TO TI AUX_RESET CCEN PWRCSN PWRIN PWRS V -VA VA L V L C C L U PV CATH CATH R K TI N R0 PV R 0.0K R 0.0K TI TO -V C TRIGP NV TRIGN PV PV NV A A A A A WN RN 0 N P PV TO R 0.0K R 0.0K C U TRIG TRIGP TRIGN P C -V PV R K U PV

2 NF NF NF NF NF NF NF NF NF NF NF NF Flasher Board REV C, 0//0 A A A A A C 0 0 MOSI NPRG RN S0 S S S S S S S0 S S S S S S S S S S S S S S S S S S S S S S S S S S0 S S S S S S S S S0 S S S S S S S S S S S S S S S S0 S S S S S S S S S S0 S S S S S S S S0 S S S S S S S S0 S S S S S S S S TI TO TRIGGER 0 0 WN XCRXL-0TI S0Z-N ATA NC OM issues Board On/Off = OM issues Aux Reset CPL issues LIGHTS_ SERIALNUM U.0K R CCEN U LE_P P P P P P P P P0 LIGHTS_ AUX_RESET TRIGGER TRIG L L0 ENMUX C C C C C C C C C0 C C C PWRCSN PV PV PV PWRS TI RN PV PV 0 TO PV PV WN PV PV PV PV A A A A A PV PV PWRIN PV SMUX MUX ENMUXC ENMUXA ENMUXB ENMUXFINAL L L L L L L L L L L0 CCON

3 NF NF NF NF IN LE MS P0/SO P/ P/SI P P P P P REF S/P S0S-0 NF NF NF NF NF NF Flasher Board REV C, 0//0 A A A A A A Y0 Y Y Y Y0 Y Y Y ---N ACT0 A A A A A A Y0 Y Y Y Y0 Y Y Y ---N ACT0 A A A A A A Y0 Y Y Y Y0 Y Y Y ---N ACT0 A A A A A A Y0 Y Y Y Y0 Y Y Y ---N ACT0 0ns <Trigger < 0ns These signal paths must Resistors at end of lines. be same lengths thru to the Flip-Flops! BEGIN_LIGHT 0 0 U 0 0 U 0 0 U 0 0 U EN_LIGHT0 BEGIN_LIGHT0 BEGIN_LIGHT0 R R V P C V C E E E E0 B B B B0 L L0 L L L L L L L L L L0 P P0 LE_P C C V C E E E E B B B B E E0 E E B B0 B B C 0 U C V C P P P P P TRIGGER R R R R R R0 EN_LIGHT BEGIN_LIGHT BEGIN_LIGHT BEGIN_LIGHTX EN_LIGHT0 EN_LIGHT EN_LIGHT EN_LIGHTX C0 C PUV EN_LIGHT BEGIN_LIGHT EN_LIGHT BEGIN_LIGHT

4 NF NF NF NF NF NF NF NF NF NF NF NF NF NF NF NF NF Flasher Board REV C, 0//0 NF V R 0 U 0 U FB 0 U FB FB 0 U 0 U FB 0 U V U C R.00K R R R E0 U U FA FA U U U FA FA FA C C C0 C C C B0 B R B R B R B R B R B R B R0 B0 R B R B R B R R E R E R E R E R E R0 E E R E0 R E R E R E C0 C C C C LIGHTS_ FA C C C C C C FB0 FB PUV

5 V V V C C C C C C.0UF NF.0UF NF.0UF NF U U U XA FA INA ILA XA FA INA ILA IL 0 X INA ELCS ELCS ILB FB XB ELCS ILB0 FB XB ILB XB0 FB0 R R R R R R V V V C C C C C C0.0UF NF.0UF NF.0UF NF U0 U U XA XA FA INA ILA FA INA ILA XA FA INA ILA ELCS ELCS ILB XB XB XB ILB FB ILB FB ELCS FB R0 R R R R R Flasher Board REV C, 0//0

6 IL ILA ILB0 ILB 00 R 00 R 00 R 00 R0 V R MUX VA R VB0 R VB R 0 IN IN IN 0 A EN AAR VEE S U ENMUXA AN.00KR SMUX ILA 00 R VA VA VB VB 0 IN IN IN 0 A EN AAR VEE S U ENMUXB BN.00KR SMUX ILA 00 R VA VA VB VB 0 IN IN IN 0 A EN AAR VEE S U0 ENMUXC CN.00KR SMUX VA -VA ILA 00 R C NFNF C 0UF0V 0UF0V C C C NFNF NF NF 0UF0V 0UF0V C C C C C C VA -VA ILA 00 R 0UF0V 0UF0V VA -VA C ILB 00 R ILB 00 R ILB 0 00 R ILB 00 R R R R R0 R R R R Flasher Board REV C, 0//0 C

7 BEGIN_LIGHTX EN_LIGHTX FA C MUX IN R AIN R Place Resistors at source end. R R R R MUX R R R R0 0 IN IN IN U ENMUX 0 A EN AAR VEE S N R.00K SMUX VA -VA C NF NF C 0UF0V 0UF0V C C 0 IN IN IN 0 A EN AAR VEE S U FN ENMUXFINAL R0.00K SMUX VA -VA C NF NF C0 0UF0V 0UF0V C0 C VIEO -N J SIG 0 ohm cable Flasher Board REV C, 0//0 Flasher Board REV C, 0//0 Flasher Board REV C, 0//0

Spiral 1 / Unit 6. Flip-flops and Registers

Spiral 1 / Unit 6. Flip-flops and Registers 1-5.1 Spiral 1 / Unit 6 Flip-flops and Registers 1-5.2 Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput, and at