Module Introduction. The module continues with a detailed look at the Green Hills MULTI IDE, and the CodeWarrior IDE.
|
|
- Lindsay Magdalene Leonard
- 5 years ago
- Views:
Transcription
1 Module Introduction PURPOSE: This training module describes the MSC8101 hardware and software development environments. Objectives: Identify the features of the MSC8101 ADS. Describe the features and advantages of the SC140 DSP compiler. Describe the development tools provided by Green Hills, including the MULTI IDE. Describe the development tools provided by Freescale, including the CodeWarrior IDE. Contents: 24 pages 6 questions Learning Time: 30 minutes In this training module, we will discuss MSC8101 hardware and software development environments. We will begin by identifying partners in hardware and software development. Then, we will discuss the MSC8101 Application Development System (ADS) and the features of the SC140 architecture that enable you to program in high-level languages efficiently. The module continues with a detailed look at the Green Hills MULTI IDE, and the CodeWarrior IDE.
2 Freescale StarCore Tool Partners SW Dev. Tools RTOS App. SW Simulation Tools Hardware Let s begin with a look at the tool resources for StarCore-based Networking DSPs. To ensure that the development tools used to implement code for StarCore based products provide maximum efficiency, it is essential that tool developers work very closely with core architects and designers throughout the process. For this reason, StarCore created low-level development tools that serve as the baseline for tools developed for the MSC8101. These include Integrated Development Environments from Green Hills, Tasking, and WindRiver. Real-time operating systems are available from Lineo, OSE Systems, and WindRiver. Aisys provides software drivers. In addition, application software for the MSC8101 will be available from Delphi Communications Systems, Hughes Software Systems, Lake Communications, Signals and Software Limited, Surf Communications, and Trinity Convergence. Third-party support for the SC140 DSP core continues to grow as developers benefit from the combined technical support, customer base, and market share of both Freescale and Agere.
3 MSC8101 (ADS) Expansion boards connectors Flash memory SIMM (8 MB to 32 MB) Ethernet (10/100 Mbps) OC-3 (155 Mbps ATM) SDRAM memory (16 MB x 64-bit or 8 MB x 32 bit) on the other side of the board Stereo CODEC connections MSC8101 (in a socket) 2 x RS232 RJ-45 (Quad E1/T1) The MSC8101 Applications Development System, is especially suitable for developing 3G wide-band wireless infrastructure systems, Internet Protocol (IP) telephony systems, Multi-channel modem banks, Multi-channel generic Digital Subscriber Lines (xdsls). The ADS uses a socketed MSC8101. There is an 8 MByte, 80-pin Flash single in-line memory module (SIMM) with support for a 32 MByte SIMM. Also, there is a 16 MByte unbuffered SDRAM on a PowerPC bus soldered directly onto the board. A jumper array controls the data-bus width of 64 or 32 bits. 8 Mbytes of SDRAM memory space supports the narrow data-bus configuration. The board offers a variety of connections and interfaces, including dual RS232 ports, four-channel T1/E1 interface, 155 Mbps Asynchronous Transfer Mode (ATM) user network interface with optical transceiver, Base-T Ethernet port, and a 24-bit Stereo audio Coder/DECoder (CODEC). The ADS has appropriate connectors for the CPM features supported in the 8101 CPM pinout. There are connectors for two expansion boards.
4 The DSP Compiler Challenge Fast Time to Market ASIC Rapid System Verification using C SC140 DSP Compiler RISC DSP application compilation from C has not been viable until now: StarCore SC140 SC140 SC140 Compiler Helps Ease Application Development: Control code density ~80% of typical application code lines ~20% cycle count DSP code performance ~80% of typical application cycle count ~20% code lines) Result: SC140 enables 90% or more of the software code development to be done in C The need for an efficient C compiler is simple; it allows our customers to deliver their products to market faster. This was a critical factor in the design of the SC140. In today's complex system environments, it s common to use a simulation system for rapid system verification in C before determining how to partition the code. The compiler s challenge is to reproduce what is available in C in the native assembly language of the DSP. The SC140 DSP compiler makes this possible. This compiler delivers compact and efficient code, especially control code. In a typical DSP algorithm, the control code is typically 80% of the lines of code, but only 20% of the cycle count. Because of this, the compiler can deliver it with no assembly required. Similarly, the SC140 core can produce very good results on DSP code. However, if you re looking for maximum performance, you can focus on hand optimization for small portions of the code specific to the DSP, which amounts to approximately 20% of the total lines of code. The result is a compiler that enables 90% or more of the code to be developed in C.
5 Programming Flow C Source Files.c,.h C Pre-processor.i Library IR files.lib C Front End (CFE).obj Intermediate Representation (IR) files High Level Optimizations Low Level Optimizations.asm Optimized Assembly Object code Application/ machine config. files Library Object Modules.clb Assembler.cln ccsc100 Shell Linker.cld Executable Program To put the compiler in context, consider this programming flow. The compiler consists of a shell that will run the entire compile process. In this example, the shell is ccsc100. A C pre-processor is included, followed by a C front-end that creates an object file. High-level and low-level optimizations can be used to create an optimized assembly code file. Then, this optimized assembly code is run through the assembler and the linker. You can configure these components to generate object modules or an executable program that can be loaded into the simulator.
6 Intrinsic Functions Enable you to use processor specific features that are not represented in C There are four data types for specific use with intrinsic functions Fractional short Fractional long Extended precision fractional Double extended precision fractional Seven different intrinsic function categories Fractional arithmetic Long fractional arithmetic Double precision arithmetic Extended precision arithmetic SC140 architecture primitives Intrinsic functions enable you to use processor specific features that are not represented in C. These functions include macros and in-line functions that enable fractional and other operations not supported in C. For example, in C, only separate multiply and add instructions are available. By using intrinsic functions, a multiply accumulate (MAC) instruction on the SC140 can be represented. The four data types for specific use with intrinsic functions are shown above: the fractional short, fractional long, extended precision fractional, and double extended precision fractional. There are seven different intrinsic function categories available, including fractional arithmetic, long fractional arithmetic, double precision arithmetic, extended precision arithmetic, and architecture primitives that are unique to the SC140.
7 Question The SC140 architecture enables what percentage of code to be developed in C? Click on your choice. a) 50% b) 70% c) 80% d) 90% Let s review what we have discussed so far with a few questions. Answer: The SC140 compiler allows 90% of the code to be developed in C.
8 Question Why are intrinsic functions important to the compile process? Click on your choice. a) Re-structures the C code for higher level of optimization b) Enables use of processor specific features not represented in C c) Identifies the number of times a code segment will execute for compiler optimization d) All of the above Consider this question about intrinsic functions. Answer: Intrinsic functions are important to the compile process because they enable you to use processor specific features not represented in C.
9 Question In what cases would you potentially want to embed assembly language into a C program? Select all that apply and then click Done. Using legacy code that already exists in assembly language Very critical time requirements that only hand assembly can meet The code contains several fractional operations not supported in C Here s another question for you. Answer: You might want to embed assembly language into a C program when using legacy code that already exists in assembly language, or when your application has very critical time requirements for a piece of code that only hand assembly can meet.
10 Green Hills For StarCore Freescale/Agere chose Green Hills as first 3rd Party for compiler, debugger, and IDE Pre-sales and customer support 25 direct sales offices in U.S. and Europe Distributors in AsiaPac and Australia Optimizing C, C++, EC++ compilers Inline assembly Tracking StarCore ABI C and C++ run-time libraries, including stdio.h VLES packing Let s continue with a look at the tools from Green Hills Software. Green Hills Software (GHS) provides a comprehensive set of development tools. These include include optimizing compilers, MULTI IDE, and kernel awareness integration with ENEA OSE and RTXC real-time operating systems. Green Hills has been profitable in selling and supporting software for over 18 years, with technical offices in the US, Europe, and AsiaPAC. Local offices provide you with resources to support sales and ensure customer satisfaction. The Green Hills Optimizing C and C++ compilers for StarCore use Green Hills' global optimizer with architecturespecific optimizations and generated code. Inline assembly enables the programmer to place assembly code in C/C++ source code. GHS is actively involved with the new StarCore ABI. Their plans to comply with the new StarCore ABI are being finalized. A comprehensive suite of run-time libraries for C and C++ are included. Examples are fileio, which enables standard file I/O calls, such as printf(), to run from the target. Full featured start-up code and libraries include automatic copy of data from ROM to RAM and system call emulation. Source code for the run-time libraries is available, so that users can customize routines according to the specific needs of their applications. The SC140 uses variable length execution sets (VLES), which are VLIW-like groupings of instructions. The StarCore compiler can reorder instructions to maximize VLES packing.
11 Green Hills For StarCore, cont. MULTI IDE Advanced RTOS-aware debugger Multi-core debugger Simsc instruction set simulator Connect to MSC8101ADS board over EOnCE DSP data visualization RTOS Lineo s RTXC Multi-task and kernel awareness debugging MATLAB Graphics Here, we see the features of the MULTI IDE. It contains all of the tools needed to complete a major programming project, including: source level debugger, graphical project builder, text editor, and version control system for code management. Other tools enable you to analyze and optimize code performance. These include a performance profiler that can be run from a simulator or on the board, and features for run-time error checking and code coverage analysis. Simsc is an instruction set simulator that interpretively executes StarCore programs on the host PC or UNIX workstation without the requirement of target hardware. Simsc provides full debug features, host I/O, command window, extended profiling, and hardware break-points. It is shipped with all product packages. MULTI's Data Visualization enables you to select source code variables in the debugger and view their numerical data in a wide range of graphical formats without changing the application code. MULTI s unique kernel and task awareness show the programmer real-time kernel information and a colored debug window for each task.
12 Green Hills Compiler Compiler Optimizations for StarCore Nested hardware loops up to four levels deep ETSI intrinsic functions support Enables fine control over fractional arithmetic. C and C++ run-time libraries provided Versions available to accommodate different processor and memory models (e.g. Endian memory) Start-up code and automatic copy of data from ROM to RAM and system call emulation. Source code to the run-time libraries is available The SC140 architecture has enabled optimizations to the Green Hills compiler. These are shown above. Nested hardware do loops of up to four levels deep can be generated. A large number of ETSI intrinsic functions are supported to allow fine control over fractional arithmetic. Extensive run-time libraries are available to support specific processor features. Additional features are presented on the next page.
13 Green Hills Compiler, cont. Compiler Optimizations for StarCore Constant data section for all string literals, constants, and initialized constant variables VLES packing Reorder instructions to maximize packing Zero data area Data access at arbitrary 32-bit address with single 48- bit instruction. Minimize code size by collecting frequently accessed data into 64K block located in low 16-bits of address space and then accessed with single 32-bit instruction Software pipelining Here, we continue our discussion on the Green Hills optimizing C compiler. All string literals and constants are placed in a distinct section. As noted earlier, StarCore features the variable length execution set, which is covered earlier in this course. The StarCore compiler reorders instructions to maximize the packing and take advantage of this feature. The StarCore compiler can access data stored at an arbitrary 32-bit address with a single 48-bit instruction. However, to minimize code size and to increase the VLES packing opportunities, frequently accessed data can be collected into a 64K block located in the lowest 16-bits of address space. This data can be accessed with a single 32-bit instruction. The StarCore compiler supports software pipelining optimization on loops with both constant and variable bounds. The compiler detects when software pipelining will decrease the cycle count per-iteration, and performs the optimization.
14 Green Hills MULTI Features Feature Optimizing C compiler C++; EC++ Stable/mature Inline assembly Interlaced C/assembly Kernel aware IDE to beat TI Multi-core debug Mature, large sales org Hardware breakpoints GHS Evaluation CD Available To summarize, Green Hills MULTI IDE is a mature and stable development environment. The C Compiler takes advantage of the SC140 s C-friendly architecture, including support for VLES packing. Assembly language may be embedded, and it is RTOS kernel aware. An evaluation CD is available now at the Green Hills site (
15 Question What features are included in Green Hills MULTI IDE? Select all that apply. Code mapping DSP data visualization Instruction set simulator Tcl command-line simulator Multi-task and kernel-aware debugging Consider this question about the Green Hills MULTI IDE. Answer: Correct! The Green Hills MULTI IDE includes DSP data visualization, an instruction set simulator, and multi-task and kernel-aware debugging. Note that CodeWarrior provides code mapping and a Tcl command-line simulator. We will discuss StarCore development tools next.
16 CodeWarrior for StarCore Optimizations for DSP Development Software pipelining Loop optimization Increases level of parallelism Instruction paralleling and scheduling Attempts to execute as many instructions as possible Organizes instructions into execution sets Data and address register allocation Manages processor s registers Minimizes number of memory access Loop invariant code motion Where possible, moves code outside of loop execution CodeWarrior for StarCore DSP Development Tools is a complete IDE, with optimizations and instructions to take advantage of the SC140 architecture. In addition to the target-independent optimizations, which operate on loops, software pipelining provides another level of loop optimization. These optimizations attempt to rearrange the sequence of instructions inside a loop to minimize dependencies between instructions, thereby increasing the level of parallelism. Instruction scheduling optimizations execute as many instructions as possible from the same instruction stream in the same cycle. The amount of dependency between the instructions limits the extent to which this can be achieved. These optimizations organize instructions into execution sets wherever possible, in order to make the best use of the Data Arithmetic Units and Address Generation Units provided by the SC140 architecture. The less often code has to access memory, the faster the code will execute. With register allocation, the compiler manages the processor's register resources so that a minimum number of variables are stored in memory. The compiler tries to keep as many of the program's variables in registers as possible. Loop invariant code motion identifies the activities that don't directly effect the outcome of the loop or its variables and moves them outside of the loop's body. This eliminates the number of the instructions that the loop executes, which results in a tremendous saving in processor cycles. This feature is particularly useful if the loop is called frequently or handles a real-time process.
17 CodeWarrior for StarCore CodeWarrior Features Multi-chip debugging Tcl command-line debugger RTOS kernel aware debugging Profiling Code mapping Here, we see additional features of the CodeWarrior IDE. Note that these are described in detail in the CodeWarrior for StarCore DSP Development Tools Targeting Manual. There is support for multi-chip system development. A multi-processor system is where each processor has some sort of coupling, for example, through a JTAG port. The IDE includes support for Tcl command-line debugging. In addition to using the standard CodeWarrior IDE debugger windows, you can also debug from the command-line using debugging commands specific to the compiler and commands included in the Tcl script language. CodeWarrior for StarCore also supports RTOS kernel aware debugging. This provides access to processes, threads, tasks, queues, semaphores, and mailboxes. The profiler displays information in a graphical format about a specific function and its immediate callers and descendants. There is also code mapping, which is described on the next page.
18 CodeWarrior Code Mapping Clear mapping between original source and generated machine code Requirements: Debugger enabled Symbolics enabled Source file compiled To view code mapping: Click View Code Mapping window Side-by-side code mapping allows you to view the correlation between the C statements and the corresponding assembly code that is generated. You can also trace individual C statements to the assembly code generated, and vice versa. This is a big advantage for designers when optimizing and debugging code. Note that the code mapping features are available even when aggressive optimizations are used in the code.
19 EOnCE Enhanced On Chip Emulation (EOnCE) Module Separate on-chip block that allows non-intrusive interaction with the core Examine contents of registers, memory, and on-chip peripherals in a special debugging environment EOnCE advantages: Reduces system intrusion when debugging Does not require peripherals to be halted during debug mode Includes a rich set of breakpoint features Provides a trace buffer for program flow and data tracing Trace buffer is accessible by the CodeWarrior debugger See SC140 DSP Core Reference Manual for more info Next, let s discuss the Enhanced On-Chip Emulation (EOnCE) module. This module provides debugging features beyond standard debugging. EOnCE enables non-intrusive interaction with the core. You can use it to examine the contents of registers, memory, and on-chip peripherals using a special debugging environment. The CodeWarrior debugger has an EOnCE menu that lets you configure its interface and set trace conditions. With the EOnCE module, you can keep a running trace of tasks and interrupts, and when each occurred. This provides many advantages. System intrusion during debug is reduced, and peripherals do not have to be halted during debug mode It provides rich breakpoint features. One of the main differences between standard software breakpoints and EOnCE breakpoints is that a regular software breakpoint stops program execution immediately before the instruction at which you set the breakpoint. When you set a breakpoint using EOnCE, the program execution is stopped immediately after the instruction. It provides a trace buffer for program flow and data tracing. You can trace up to 2048 bytes of addresses in the buffer. The trace buffer is accessible either by your software or the CodeWarrior debugger. Note that EOnCE is described in detail in Chapter 4 of the SC140 DSP Core Reference Manual (MNSC140CORE/D).
20 StarCore Compilers StarCore compilers Conforms to the ANSI C standard Supports a set of DSP extensions Supports ITU/ETSI primitives for saturating arithmetic Additional intrinsics for non-saturating arithmetic and double-precision arithmetic Allows for standard C constructs representing special addressing modes Command-line versions of compilers Runtime library support Easy integration with assembly language Optimizations Global optimizations Loop optimizations ROM initialization Debugger Interrupt handlers in C Enhanced DWARF-2 debug support Let s discuss the toolset, beginning with the StarCore compiler. A key feature of the Enterprise C Compiler is its ability to generate code that is exceptionally compact; it can approach the code density of the best RISC MPUs, while demonstrating high performance that is comparable to assembly code running on other DSPs. To achieve such high performance, the compiler optimizes code for maximum parallelism in order to take advantage of the SC140 s multiple execution units. In addition, the compiler offers a host of other features that make it ideal for DSP software development, as shown above. This includes conformance with the ANSI C Standard, intrinsic function support, support for runtime libraries and environments, and easy integration with assembly language. Intrinsic function support for ITU/ETSI primitives include saturating, non-saturating, and double-precision arithmetic. The ITU/ETSI primitives provide access to the DSP features. They also allow the compiler to optimize the code around the specific DSP operation being called by the compiler. You can also use inline assembly to access DSP instructions, but this can interfere with the compiler's attempts to optimize to the code, whereas intrinsic functions do not. The optimizer converts preprocessed source files into assembly output code, applying a range of code transformations that can significantly improve the efficiency of the executable program. The goal of the optimizer is to produce output code that is functionally equivalent to the original source code, with improved performance in terms of execution time and/or code size. The toolset can generate code that executes out of ROM. It also manages the data variables that contain initial values. Debugging is made easier by C language interrupt handlers. DWARF enables source-level debugging of embedded programs.
21 StarCore Simulation Complete instruction set simulation of SC140 Core Cycle accurate pipeline modeling Access to registers, memory, and peripherals Enables software development ahead of hardware Ideal for performance benchmarking The last tool we will discuss is the SC140 simulator. This tool enables developers to run and debug software prior to silicon availability. It provides a cycle-accurate pipeline model. Note that the debugger interface is identical for the simulator, ADS, and customer end products. The SC140 simulator is available now and support for peripherals will be available in 2002.
22 Question The CodeWarrior StarCore compilers include which of the following features? Select all that apply and then click Done. VLES packing Zero data area Software pipelining Assembly integration Instruction scheduling Done Let s review what we discussed about CodeWarrior with a couple of questions. Answer: The CodeWarrior StarCore compilers include many features and optimizations. These include software pipelining, assembly integration, and instruction scheduling.
23 Question Which of the following is a feature of the CodeWarrior debugger? Select all that apply and then click Done. C Interrupt handlers EOnCE commands Dwarf-2 debug support Done Consider this question about the CodeWarrior debugger. Answer: The CodeWarrior debugger includes all of these features: C Interrupt handlers, EOnCE commands, and Dwarf-2 debug support.
24 Module Completion MSC8101ADS Programming in C on the SC140 architecture Green Hills development tools Optimizing C, C++, EC++ compilers MULTI IDE development tools Optimized compiler CodeWarrior IDE EOnCE Simulators This concludes our training module on MSC8101 hardware and software development environments. In this module, we identified partners in hardware and software development. We discussed the MSC8101 Application Development System (ADS) and the features of the SC140 architecture that enable you to program in high-level languages efficiently. We also took a detailed look at the development tools for StarCore. This included the Green Hills MULTI IDE, and the CodeWarrior IDE.
The S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
More informationIAR Embedded Workbench for 8051 Version 7.30A
IAR Embedded Workbench for 8051 Version 7.30A 1 Highlights in version 7.30 More efficient banked memory model Support files for many new devices added - complete list at www.iar.com/ew8051 Supportfiles
More informationTS-C43. The TS-C43 is a quad TigerSHARC DSP PMC. Quad ADSP-TS101S DSP 64-bit PMC Card. Features. 4x 300MHz ADSP-TS101 DSPs
TS-C43 Quad A-TS101S 64-bit PMC Card Features 4x 300MHz A-TS101 s Clustered Architecture 32/64-bit (33/66MHz) PCI Interface Local Xilinx Virtex-II FPGA FPDP, SERDES and Channel Link Digital I/O options
More informationPXA270 EPIC Computer with Power Over Ethernet & Six Serial Protocols SBC4670
PXA270 EPIC Computer with Power Over Ethernet & Six Serial Protocols SBC4670 Features RoHS 520MHz Low-power ARM processor w/ 800 x 600 Color LCD Power Over Ethernet and 10/100BASE-T Ethernet GPS module
More informationNetworking Infrastructure Markets
Module Introduction PURPOSE: To discuss the target markets and applications for the MSC8101. OBJECTIVES: Describe the use of the MSC8101 in EDGE and 3G wireless baseband applications. Describe the use
More informationAn Overview of the BLITZ System
An Overview of the BLITZ System Harry H. Porter III Department of Computer Science Portland State University Introduction The BLITZ System is a collection of software designed to support a university-level
More informationCodeWarrior Development Studio for StarCore DSP Architectures Metrowerks Enterprise C Compiler User Guide
CodeWarrior Development Studio for StarCore DSP Architectures Metrowerks Enterprise C Compiler User Guide Revised 2003/12/12 Metrowerks and the Metrowerks logo are registered trademarks of Metrowerks Corporation
More informationThe Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
More informationConnX D2 DSP Engine. A Flexible 2-MAC DSP. Dual-MAC, 16-bit Fixed-Point Communications DSP PRODUCT BRIEF FEATURES BENEFITS. ConnX D2 DSP Engine
PRODUCT BRIEF ConnX D2 DSP Engine Dual-MAC, 16-bit Fixed-Point Communications DSP FEATURES BENEFITS Both SIMD and 2-way FLIX (parallel VLIW) operations Optimized, vectorizing XCC Compiler High-performance
More information2 ABOUT VISUALDSP++ In This Chapter. Figure 2-0. Table 2-0. Listing 2-0.
2 ABOUT VISUALDSP++ Figure 2-0. Table 2-0. Listing 2-0. In This Chapter This chapter contains the following topics: What Is VisualDSP++? on page 2-2 VisualDSP++ Features on page 2-2 Program Development
More informationIntelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
More informationOptimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics
Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics INTRODUCTION Emulators, like Mentor Graphics Veloce, are able to run designs in RTL orders of magnitude faster than logic
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationLab 1. OMAP5912 Starter Kit (OSK5912)
Lab 1. OMAP5912 Starter Kit (OSK5912) Developing DSP Applications 1. Overview In addition to having an ARM926EJ-S core, the OMAP5912 processor has a C55x DSP core. The DSP core can be used by the ARM to
More informationARM TrustZone for ARMv8-M for software engineers
ARM TrustZone for ARMv8-M for software engineers Ashok Bhat Product Manager, HPC and Server tools ARM Tech Symposia India December 7th 2016 The need for security Communication protection Cryptography,
More informationECE332, Week 2, Lecture 3. September 5, 2007
ECE332, Week 2, Lecture 3 September 5, 2007 1 Topics Introduction to embedded system Design metrics Definitions of general-purpose, single-purpose, and application-specific processors Introduction to Nios
More informationECE332, Week 2, Lecture 3
ECE332, Week 2, Lecture 3 September 5, 2007 1 Topics Introduction to embedded system Design metrics Definitions of general-purpose, single-purpose, and application-specific processors Introduction to Nios
More informationComparison of different microcontroller development boards for power electronics applications
5 th International Symposium Topical Problems in the Field of Electrical and Power Engineering, Doctoral School of Energy and Geotechnology Kuressaare, Estonia, January 14 19, 2008 Comparison of different
More informationCodeWarrior Development Studio for StarCore 3850 DSP v SP1
Release Notes CodeWarrior Development Studio for StarCore 3850 DSP v10.7.1 SP1 Table of Contents 1 About This Release... 2 1.1 Version Information... 2 1.2 Important Note... 2 2 Getting Help... 3 2.1 User
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationDevelopment Tools. 8-Bit Development Tools. Development Tools. AVR Development Tools
Development Tools AVR Development Tools This section describes some of the development tools that are available for the 8-bit AVR family. Atmel AVR Assembler Atmel AVR Simulator IAR ANSI C-Compiler, Assembler,
More informationCodewarrior for ColdFire (Eclipse) 10.0 Setup
Codewarrior for ColdFire (Eclipse) 10.0 Setup 1. Goal This document is designed to ensure that your Codewarrior for Coldfire v10.0 environment is correctly setup and to orient you to it basic functionality
More informationWith Fixed Point or Floating Point Processors!!
Product Information Sheet High Throughput Digital Signal Processor OVERVIEW With Fixed Point or Floating Point Processors!! Performance Up to 14.4 GIPS or 7.7 GFLOPS Peak Processing Power Continuous Input
More informationMicetek International Inc. Professional Supplier for PowerPC Development Tools
Introduction of PowerPC development tools (2008) Freescale PowerPC processors are ideal for RISC embedded application. With excellent performance, high level of integration and advanced technology, these
More informationELC4438: Embedded System Design ARM Embedded Processor
ELC4438: Embedded System Design ARM Embedded Processor Liang Dong Electrical and Computer Engineering Baylor University Intro to ARM Embedded Processor (UK 1990) Advanced RISC Machines (ARM) Holding Produce
More informationTutorial Introduction
Tutorial Introduction PURPOSE: - To explain how to prepare a project for debugging and describe how to configure the CodeWarrior Debugger to communicate with various types of embedded hardware OBJECTIVES:
More informationChapter 7. Hardware Implementation Tools
Hardware Implementation Tools 137 The testing and embedding speech processing algorithm on general purpose PC and dedicated DSP platform require specific hardware implementation tools. Real time digital
More informationChapter 5. Introduction ARM Cortex series
Chapter 5 Introduction ARM Cortex series 5.1 ARM Cortex series variants 5.2 ARM Cortex A series 5.3 ARM Cortex R series 5.4 ARM Cortex M series 5.5 Comparison of Cortex M series with 8/16 bit MCUs 51 5.1
More informationSRAM SRAM SRAM SCLK khz
MOTOROLA nc. SEMICONDUCTOR PRODUCT INFORMATION Advance Information Evaluation Module Order this document by: P/D The DSP56603 Evaluation Module () is designed as a low-cost platform for developing real-time
More informationCodeWarrior Development Studio for Freescale HCS12(X) Microcontrollers
8-/16-bit Microcontrollers CodeWarrior Development Studio for Freescale HCS12(X) Microcontrollers Overview The comprehensive, highly visual CodeWarrior Development Studio for Freescale HCS12(X) Microcontrollers
More informationSRAM SRAM SRAM. Data Bus EXTAL ESSI KHz MHz. In Headphone CS MHz. Figure 1 DSP56302EVM Functional Block Diagram
MOTOROLA SEMICONDUCTOR PRODUCT INFORMATION Advance Information Evaluation Module Order this document by: P/D The Evaluation Module () is designed as a low-cost platform for developing real-time software
More informationEvaluation & Development Kit for Freescale PowerPC MPC5517 Microcontroller
_ V1.0 User s Manual Evaluation & Development Kit for Freescale PowerPC MPC5517 Microcontroller Ordering code ITMPC5517 Copyright 2007 isystem AG. All rights reserved. winidea is a trademark of isystem
More informationSDACCEL DEVELOPMENT ENVIRONMENT. The Xilinx SDAccel Development Environment. Bringing The Best Performance/Watt to the Data Center
SDAccel Environment The Xilinx SDAccel Development Environment Bringing The Best Performance/Watt to the Data Center Introduction Data center operators constantly seek more server performance. Currently
More informationC6100 Ruggedized PowerPC VME SBC
C6100 Ruggedized PowerPC VME SBC Rugged 6U VME Single Slot SBC Conduction and Air-Cooled Versions Two Asynchronous Serial Interfaces Four 32-Bit Timers G4 MPC7457 PowerPC with AltiVec Technology @ up to
More informationThe Shrink Wrapped Myth:
The Shrink Wrapped Myth: Cross Platform Software Asia and South Pacific Design Automation Conference January 18-21 2010 Taipei Taiwan Mike Olivarez Slide 0 Embedded Software Definition Embedded software
More informationThe World Leader in High Performance Signal Processing Solutions. Development Tools.
The World Leader in High Performance Signal Processing Solutions Development Tools 2004 China.dsp@analog.com What is CROSSCORE? Analog Devices DSP Development Tools CROSSCORE Components VisualDSP++ Emulators
More informationembos Real-Time Operating System embos plug-in for IAR C-Spy Debugger Document: UM01025 Software Version: 3.0 Revision: 0 Date: September 18, 2017
embos Real-Time Operating System embos plug-in for IAR C-Spy Debugger Document: UM01025 Software Version: 3.0 Revision: 0 Date: September 18, 2017 A product of SEGGER Microcontroller GmbH & Co. KG www.segger.com
More informationembos Real-Time Operating System embos plug-in for IAR C-Spy Debugger Document: UM01025 Software Version: 3.1 Revision: 0 Date: May 3, 2018
embos Real-Time Operating System Document: UM01025 Software Version: 3.1 Revision: 0 Date: May 3, 2018 A product of SEGGER Microcontroller GmbH www.segger.com 2 Disclaimer Specifications written in this
More informationVXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
More informationSECTION 1 QUICC/POWERQUICC DIFFERENCES
SECTION 1 QUICC/POWERQUICC DIFFERENCES The following section describes how to move applications from the MC68360 QUICC environment to the MPC860 PowerQUICC environment. It is assumed that the user is familiar
More informationCeleron EPIC Computer with GUI and Dual Ethernet SBC4685
Celeron EPIC Computer with GUI and Dual SBC4685 Features Ready to run Celeron/Pentium III computer Color flat-panel support Four serial ports CAN Bus interface PC/104 & PC/104-Plus expansion The SBC4685
More informationMDK-Professional Middleware Components. MDK-ARM Microcontroller Development Kit MDK-ARM Version 5. USB Host and Device. Middleware Pack.
MDKProfessional Middleware Components MDKARM Microcontroller Development Kit MDKARM Version 5 Middleware Pack USB Host and Device MDKARM Core Today s microcontroller devices offer a wide range of communication
More informationChapter 2 Operating-System Structures
This chapter will discuss the following concepts: 2.1 Operating System Services 2.2 User Operating System Interface 2.3 System Calls 2.4 System Programs 2.5 Operating System Design and Implementation 2.6
More informationIDE for medical device software development. Hyun-Do Lee, Field Application Engineer
IDE for medical device software development Hyun-Do Lee, Field Application Engineer Agenda SW Validation Functional safety certified tool IAR Embedded Workbench Code Analysis tools SW Validation Certifications
More informationXilinx DSP. High Performance Signal Processing. January 1998
DSP High Performance Signal Processing January 1998 New High Performance DSP Alternative New advantages in FPGA technology and tools: DSP offers a new alternative to ASICs, fixed function DSP devices,
More informationCopyright Khronos Group Page 1. Vulkan Overview. June 2015
Copyright Khronos Group 2015 - Page 1 Vulkan Overview June 2015 Copyright Khronos Group 2015 - Page 2 Khronos Connects Software to Silicon Open Consortium creating OPEN STANDARD APIs for hardware acceleration
More informationThe ARM Cortex-M0 Processor Architecture Part-1
The ARM Cortex-M0 Processor Architecture Part-1 1 Module Syllabus ARM Architectures and Processors What is ARM Architecture ARM Processors Families ARM Cortex-M Series Family Cortex-M0 Processor ARM Processor
More informationENHANCED TOOLS FOR RISC-V PROCESSOR DEVELOPMENT
ENHANCED TOOLS FOR RISC-V PROCESSOR DEVELOPMENT THE FREE AND OPEN RISC INSTRUCTION SET ARCHITECTURE Codasip is the leading provider of RISC-V processor IP Codasip Bk: A portfolio of RISC-V processors Uniquely
More informationEmbedded Systems Design (630414) Lecture 1 Introduction to Embedded Systems Prof. Kasim M. Al-Aubidy Computer Eng. Dept.
Embedded Systems Design (630414) Lecture 1 Introduction to Embedded Systems Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Definition of an E.S. It is a system whose principal function is not computational,
More informationMDK-ARM Version 5. ULINK Debug Adapters. Microcontroller Development Kit.
MDKARM Version 5 Microcontroller Development Kit Outofthe box support for over 1000 ARM processorbased microcontrollers Software Packs with readytouse CMSIS and middleware components Numerous example projects
More informationFigure 1 - EDGE Developer Suite Block Diagram
For businesses and consumers, the digital world is a place where user applications and interfaces keep getting easier. Embedded microprocessors aid in nearly every mundane task from monitoring the manufacturing
More informationMulti-core microcontroller design with Cortex-M processors and CoreSight SoC
Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are
More informationMicetek International Inc. Professional Supplier for PowerPC Development Tools
Introduction of Micetek PowerPC development tools (2009) Freescale PowerPC processors are ideal for RISC embedded application. With excellent performance, high level of integration and advanced technology,
More informationTRACE32 Getting Started... ICD In-Circuit Debugger Getting Started... ICD Introduction... 1
ICD Introduction TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Getting Started... ICD In-Circuit Debugger Getting Started... ICD Introduction... 1 Introduction... 2 What is an In-Circuit
More information1 INTRODUCTION. Purpose. Audience. Figure 1-0. Table 1-0. Listing 1-0.
1 INTRODUCTION Figure 1-0. Table 1-0. Listing 1-0. Purpose The ADSP-219x DSP Instruction Set Reference provides assembly syntax information for the ADSP-219x Digital Signal Processor (DSP). The syntax
More informationModular ARM System Design
An ARM Approved Training Partner for more than 7 years, Doulos has delivered ARM training in more than half of the world's top ten semiconductor companies. Doulos is the only ARM Approved Training partner
More informationSpeeding AM335x Programmable Realtime Unit (PRU) Application Development Through Improved Debug Tools
Speeding AM335x Programmable Realtime Unit (PRU) Application Development Through Improved Debug Tools The hardware modules and descriptions referred to in this document are *NOT SUPPORTED* by Texas Instruments
More informationChapter 15 ARM Architecture, Programming and Development Tools
Chapter 15 ARM Architecture, Programming and Development Tools Lesson 07 ARM Cortex CPU and Microcontrollers 2 Microcontroller CORTEX M3 Core 32-bit RALU, single cycle MUL, 2-12 divide, ETM interface,
More informationIAR EWARM Quick Start for. Holtek s HT32 Series Microcontrollers
IAR EWARM Quick Start for Holtek s Microcontrollers Revision: V1.10 Date: August 25, 2011 Table of Contents 1 Introduction... 5 About the Quick Start Guide... 5 About the IAR EWARM... 6 2 System Requirements...
More information10 Steps to Virtualization
AN INTEL COMPANY 10 Steps to Virtualization WHEN IT MATTERS, IT RUNS ON WIND RIVER EXECUTIVE SUMMARY Virtualization the creation of multiple virtual machines (VMs) on a single piece of hardware, where
More informationA+ Guide to Hardware: Managing, Maintaining, and Troubleshooting, 5e. Chapter 1 Introducing Hardware
: Managing, Maintaining, and Troubleshooting, 5e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components
More informationImplementing Secure Software Systems on ARMv8-M Microcontrollers
Implementing Secure Software Systems on ARMv8-M Microcontrollers Chris Shore, ARM TrustZone: A comprehensive security foundation Non-trusted Trusted Security separation with TrustZone Isolate trusted resources
More informationTen Reasons to Optimize a Processor
By Neil Robinson SoC designs today require application-specific logic that meets exacting design requirements, yet is flexible enough to adjust to evolving industry standards. Optimizing your processor
More informationMicroprocessors vs. DSPs (ESC-223)
Insight, Analysis, and Advice on Signal Processing Technology Microprocessors vs. DSPs (ESC-223) Kenton Williston Berkeley Design Technology, Inc. Berkeley, California USA +1 (510) 665-1600 info@bdti.com
More informationDoCD IP Core. DCD on Chip Debug System v. 6.02
2018 DoCD IP Core DCD on Chip Debug System v. 6.02 C O M P A N Y O V E R V I E W Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and
More informationA236 Video DSP Chip Evaluation Board #2 with FingerPrint Option
A236 Video DSP Chip Evaluation Board #2 with FingerPrint Option Using Oxford Micro Devices, Inc.'s A236 Video DSP Chip, Rev. March 8, 1999 Features the System Designer's Parallel DSP Chip (TM) Data Sheet
More informationHello and welcome to this Renesas Interactive module that provides an architectural overview of the RX Core.
Hello and welcome to this Renesas Interactive module that provides an architectural overview of the RX Core. 1 The purpose of this Renesas Interactive module is to introduce the RX architecture and key
More informationRM3 - Cortex-M4 / Cortex-M4F implementation
Formation Cortex-M4 / Cortex-M4F implementation: This course covers both Cortex-M4 and Cortex-M4F (with FPU) ARM core - Processeurs ARM: ARM Cores RM3 - Cortex-M4 / Cortex-M4F implementation This course
More informationImplementation of DSP Algorithms
Implementation of DSP Algorithms Main frame computers Dedicated (application specific) architectures Programmable digital signal processors voice band data modem speech codec 1 PDSP and General-Purpose
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationIntroducing StellarisWare
Introducing StellarisWare Slide 1: This PTM will introduce you to StellarisWare and provide you with a better understanding of its applications. StellarisWare is software that has been made to be used
More information1 INTRODUCTION. Purpose. Audience. Figure 1-0. Table 1-0. Listing 1-0.
1 INTRODUCTION Figure 1-0. Table 1-0. Listing 1-0. Purpose The ADSP-21160 SHARC DSP Instruction Set Reference provides assembly syntax information for the ADSP-21160 Super Harvard Architecture (SHARC)
More informationApril 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor
1 This presentation was part of TI s Monthly TMS320 DSP Technology Webcast Series April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor To view this 1-hour 1 webcast
More informationEEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture
EEM870 Embedded System and Experiment Lecture 3: ARM Processor Architecture Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2014 Agenda
More informationGeneral Purpose Signal Processors
General Purpose Signal Processors First announced in 1978 (AMD) for peripheral computation such as in printers, matured in early 80 s (TMS320 series). General purpose vs. dedicated architectures: Pros:
More informationECE902 Virtual Machine Final Project: MIPS to CRAY-2 Binary Translation
ECE902 Virtual Machine Final Project: MIPS to CRAY-2 Binary Translation Weiping Liao, Saengrawee (Anne) Pratoomtong, and Chuan Zhang Abstract Binary translation is an important component for translating
More informationOperating-System Structures
Operating-System Structures System Components Operating System Services System Calls System Programs System Structure System Design and Implementation System Generation 1 Common System Components Process
More informationTI TMS320C6000 DSP Online Seminar
TI TMS320C6000 DSP Online Seminar Agenda Introduce to C6000 DSP Family C6000 CPU Architecture Peripheral Overview Development Tools express DSP Q & A Agenda Introduce to C6000 DSP Family C6000 CPU Architecture
More informationUnit 2 : Computer and Operating System Structure
Unit 2 : Computer and Operating System Structure Lesson 1 : Interrupts and I/O Structure 1.1. Learning Objectives On completion of this lesson you will know : what interrupt is the causes of occurring
More informationIntroduction to the Personal Computer
Introduction to the Personal Computer 2.1 Describe a computer system A computer system consists of hardware and software components. Hardware is the physical equipment such as the case, storage drives,
More informationProject Title: Design and Implementation of IPTV System Project Supervisor: Dr. Khaled Fouad Elsayed
Project Title: Design and Implementation of IPTV System Project Supervisor: Dr. Khaled Fouad Elsayed What's IPTV? In brief IPTV is a method of distributing television content over IP that enables a more
More informationCS 101, Mock Computer Architecture
CS 101, Mock Computer Architecture Computer organization and architecture refers to the actual hardware used to construct the computer, and the way that the hardware operates both physically and logically
More information386EX PC/104 Computer with CompactFlash and PCMCIA SBC1390
386EX PC/104 Computer with CompactFlash and PCMCIA SBC1390 Features Small, low cost, ready to run 386EX, 25 or 33MHz Up to 32MB DRAM CompactFlash connector Optional PC Card interface for Wi-Fi, modem,
More informationXDS560 Trace. Technology Showcase. Daniel Rinkes Texas Instruments
XDS560 Trace Technology Showcase Daniel Rinkes Texas Instruments Agenda AET / XDS560 Trace Overview Interrupt Profiling Statistical Profiling Thread Aware Profiling Thread Aware Dynamic Call Graph Agenda
More informationThe industrial technology is rapidly moving towards ARM based solutions. Keeping this in mind, we are providing a Embedded ARM Training Suite.
EMBEDDED ARM TRAINING SUITE ARM SUITE INCLUDES ARM 7 TRAINER KIT COMPILER AND DEBUGGER THROUGH JTAG INTERFACE PROJECT DEVELOPMENT SOLUTION FOR ARM 7 e-linux LAB FOR ARM 9 TRAINING PROGRAM INTRODUCTION
More informationLatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388
August 2006 Technical Note TN1121 Introduction The System Packet Interface, Level 4, Phase 2 (SPI4.2) is a system level interface, published in 2001 by the Optical Internetworking Forum (OIF), for packet
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Ninth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationPlatform-based Design
Platform-based Design The New System Design Paradigm IEEE1394 Software Content CPU Core DSP Core Glue Logic Memory Hardware BlueTooth I/O Block-Based Design Memory Orthogonalization of concerns: the separation
More informationChoosing a Processor: Benchmarks and Beyond (S043)
Insight, Analysis, and Advice on Signal Processing Technology Choosing a Processor: Benchmarks and Beyond (S043) Jeff Bier Berkeley Design Technology, Inc. Berkeley, California USA +1 (510) 665-1600 info@bdti.com
More informationWindows MultiPoint Server 2011 Planning Guide. Document Version 1.0 March 2011
Windows MultiPoint Server 2011 Planning Guide Document Version 1.0 March 2011 Copyright Notice This document is provided as-is. Information and views expressed in this document, including URL and other
More informationA software view. Computer Systems. The Compilation system. How it works. 1. Preprocesser. 1. Preprocessor (cpp)
A software view User Interface Computer Systems MTSU CSCI 3240 Spring 2016 Dr. Hyrum D. Carroll Materials from CMU and Dr. Butler How it works hello.c #include int main() { printf( hello, world\n
More informationVXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
More information11.0 Microchip PIC Development Tools
11.0 Microchip PIC Development Tools 11.1 ICEPIC - The most popular In Circuit Emulator in the world! The ICEPIC, ICEPIC2 and now ICEPIC-Jnr emulators, are fully modular Real Time In-Circuit Emulator (ICE)
More informationThis section covers the MIPS instruction set.
This section covers the MIPS instruction set. 1 + I am going to break down the instructions into two types. + a machine instruction which is directly defined in the MIPS architecture and has a one to one
More informationChapter 2. Operating-System Structures
Chapter 2 Operating-System Structures 2.1 Chapter 2: Operating-System Structures Operating System Services User Operating System Interface System Calls Types of System Calls System Programs Operating System
More informationL2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA
L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA 18-545: FALL 2014 2 Admin stuff Project Proposals happen on Monday Be prepared to give an in-class presentation Lab 1 is
More informationChanging the Embedded World TM. Module 3: Getting Started Debugging
Changing the Embedded World TM Module 3: Getting Started Debugging Module Objectives: Section 1: Introduce Debugging Techniques Section 2: PSoC In-Circuit Emulator (ICE) Section 3: Hands on Debugging a
More informationDifferences Between the EOnCE and OnCE Ports
Freescale Semiconductor Application Note AN2073 Rev. 1, 1/2005 Differences Between the EOnCE and OnCE Ports By Barbara Johnson In the DSP56300 core, the on-chip emulation (OnCE TM ) port enables programmers
More informationNitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications
Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications Nitro260 features a 50 MHz MC68060 CISC processor with superscalar pipeline architecture for maximum integer and floating
More information