Wordlength Optimization
|
|
- Reynold Watson
- 5 years ago
- Views:
Transcription
1 EE216B: VLSI Signal Processing Wordlength Optimization Prof. Dejan Marković Number Systems: Algebraic Algebraic Number e.g. a = + b [1] High level abstraction Infinite precision Often easier to understand Good for theory/algorithm development Hard to implement [1] C. Shi, Floating-point to Fixed-point Conversion, Ph.D. Thesis, University of California, Berkeley,
2 Number Systems: Floating Point Widely used in CPUs Floating precision Good for algorithm study and validation Value = ( 1) Sign Fraction 2 (Exponent Bias) IEEE 754 standard Sign Exponent Fraction Bias Single precision [31:0] 1 [31] 8 [30:23] 23 [22:0] 127 Double precision [63:0] 1 [63] 11 [62:52] 52 [51:00] 1023 A short floating-point number π = Sign Frac Exp π = ( 1) 0 ( ) ( ) = Bias= π = Number Systems: Fixed Point 2 s complement Unsigned magnitude Overflow-mode Quant.-mode Overflow-mode Quant.-mode π = Sign W Int W Fr π = = Economical implementation W Int and W Fr suitable for predictable range o-mode (saturation, wrap-around) q-mode (rounding, truncation) Economic for implementation Useful built-in MATLAB functions: e.g. fix, round, ceil, floor, dec2bin,bin2dec,etc. W Int W Fr In MATLAB: dec2bin(round(pi*2^6),10) bin2dec(above)*2^-6 Simulink SynDSP and SysGen
3 > 1 month Motivation for Floating-to-Fixed Point Conversion Algorithms designed in algebraic arithmetic, verified in floating-point or very large fixed-point arithmetic a = π + b Idea Floating-pt algorithm OK? Yes No Quantization VLSI Implementation in fixed-point arithmetic π = Overflow-mode Quant.-mode S Fixed-pt algorithm OK? No Time consuming Error prone Sign W Int W Fr Yes Hardware mapping 12.5 Optimization Techniques: FRIDGE [2] Set of test vectors for inputs Pre-assigned W Fr at all inputs Range-detection through simulation W Int Deterministic propagation W Fr W Int in all internal nodes + Conservative but good for avoiding overflow W Fr in all internal nodes Unjustified input W Fr Overly conservative [2] H. Keding et al., "FRIDGE: A Fixed-point Design and Simulation Environment," in Proc. Design, Automation and Test in Europe, Feb. 1998, pp
4 Optimization Techniques: Robust Ad Hoc Fix-point system as black-box bit-true sim. System specifications Logic block WLs Hardware cost Ad hoc search [3] or procedural [4] Long bit-true simulation, large number of iterations [5] Impractical for large systems [3] W. Sung and K.-I. Kum, "Simulation-based Word-length Optimization Method for Fixed-point Digital Signal Processing Systems," IEEE Trans. Sig. Proc., vol. 43, no. 12, pp , Dec [4] S. Kim, K.-I. Kum, and W. Sung, "Fixed-Point Optimization Utility for C and C++ Based on Digital Signal Processing Programs," IEEE Trans. Circuits and Systems-II, vol. 45, no. 11, pp , Nov [5] M. Cantin, Y. Savaria, and P. Lavoie, "A Comparison of Automatic Word Length Optimization Procedures," in Proc. Int. Symp. Circuits and Systems, vol. 2, May 2002, pp Problem Formulation: Optimization Minimize hardware cost: f(w Int,1, W Fr,1 ; W Int,2, W Fr,2 ; ; o-q-modes) Subject to quantization-error specifications: S j (W Int,1, W Fr,1 ; W Int,2, W Fr,2 ; ; o-q-modes) < spec, j Feasibility: N Z +, s.t. S j (N, N; ; any mode) < spec, j Stopping criteria: f < (1 + a) f opt where a > 0. From now on, concentrate on W Fr [1] [1] C. Shi, Floating-point to Fixed-point Conversion, Ph.D. Thesis, University of California, Berkeley,
5 Output MSE Specs: Perturbation Theory On MSE [6] 2 MS E = Ε [(Infinite-precision- output Fixed-point - output) ] p 2W T Fr, i μ μ 2 B c i 1 i for a datapath of p, WL B p, C p μ i 1 WFr, i qw i, datapath 2 W c,2 c onst c Fr, i fix-pt( ), c i i i q i 0, round-off 1, truncation [6] C. Shi and R.W. Brodersen, "A Perturbation Theory on Statistical Quantization Effects in Fixedpoint DSP with Non-stationary Input," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, May 2004, pp Actual vs. Computed MSE 11-tap LMS Adaptive Filter SVD U-Sigma Further improvement can be made considering correlation T T MSE E[ b b ] E[ ] μ Bμ σ Cσ i, T, m, T j n i, T m, T i, T m, T j n j n W p, with BC,, and σ 2 Fr i i More simulations required Usually not necessary
6 FPGA Hardware Resource Estimation Designs In SysGen/SynDSP Simulink Compiler Netlister VHDL/Core Generation Synthesis Tool Mapper Design Mapping Accurate X Sometimes unnecessarily accurate X Slow (minutes to hours) X Excessive exposure to low-end tools X No direct way to estimate subsystem X Hard to realize for incomplete design Map Report with Area Info Fast and flexible resource estimation is important for FFC! Tool needs to be orders of magnitude faster Model-based Resource Estimation [*] Individual MATLAB function created for each type of logic MATLAB function estimates each logic-block area based on design parameters (input/output WL, o, q, # of inputs, etc ) Area accumulates for each logic block Total area accumulated from individual area functions (register_area, accum_area, etc ) Xilinx area functions are proprietary, but ASIC area functions can be constructed through synthesis characterizations [*] by C. Shi and Xilinx Inc. ( Xilinx)
7 ASIC Area Estimation ASIC logic block area is a multi-dimensional function of its input/output WL and speed, constructed based on synthesis Each WL setting characterized for LP, MP, and HP Perform curve-fitting to fit data unto a quadratic function Adder Area Multiplier Area x Adder Area Mult Area Adder 0 Output Wordlength WL 0 max(input Adder Input Wordlength WL) Input Mult WL Input Mult Input 1 WL WL Analytical Hardware-Cost Function: FPGA Quadratic-fit hardware-cost If all design parameters (latency, o, q, etc.) and all W Int s are fixed, then the FPGA area is roughly quadratic to W Fr f( W) W H W H W h, where W ( W Fr, W Fr,...) T T 1 2 3,1,2 Check Hardware-cost Fitting Behavior Check Hardware-cost Fitting Behavior Quadratic-fit Linear-fit Ideal-fit Quadratic-fit Linear-fit Ideal-fit FPGA Quadratic-fit Quadratic-fit hardware-cost hardware-cost x Quadratic-fit Linear-fit Ideal-fit Quadratic-fit Linear-fit Ideal-fit ASIC Actual hardware-cost Actual Actual hardware-cost ASIC area modeled by the same f (W) x
8 Wordlength Optimization Flow Simulink Design in XSG or SynDSP [7] See the book website for tool download. Initial Setup (10.16) WL Analysis & Range Detection (10.18) HW Models for ASIC Estimation (10.13) WL Connectivity & WL Grouping ( ) Optimal W Int Create Cost-function for ASIC (10.12) Create cost-function for FPGA (10.12) MSE-specification Analysis (10.22) HW-acceleration / Parallel Sim. Under Development Data-fit to Create HW Cost Function (10.21) Data-fit to Create MSE Cost Function (10.22) Wordlength Optimization Optimization Refinement (10.23) Optimal W Fr Initial Setup Insert a FFC setup block from the library see notes Insert a Spec Marker for every output requiring MSE analysis Generally every output needs one
9 Wordlength Reader Captures the WL information of each block If user specifies WL, store the value If no specified WL, back-trace the source block until a specified WL is found If source is the input-port of a block, find source of its parent Wordlength Analyzer Determines the integer WL of every block Inserts a Range Detector at every active/non-constant node Each detector stores signal range and other statistical info Runs 1 simulation, unless specified multiple test vectors Xilinx Range Detectors SynDSP
10 Wordlength Connectivity Connect wordlength information through WL-passive blocks Back-trace until a WL-active block is reached Essentially flattens the design hierarchy First step toward reducing # of independent WLs Connected Connected Wordlength Grouping Deterministic Fixed WL (mux select, enable, reset, address, constant, etc) Same WL as driver (register, shift reg, up/down-sampler, etc) Heuristic (WL rules) Multi-input blocks have the same input WL (adder, mux, etc) Tradeoff between design optimality and simulation complexity Fixed Heuristic Deterministic
11 Resource-Estimation Function, Analyze HW Cost Creates a function call for each block Slide 12.12, HW cost is analyzed as a function of WL One or two WL group is toggled with other groups fixed Quadratic iterations for small # of WLs Linear iterations for large # of WLs Analyze Specifications, Analyze Optimization Computes MSE s sensitivity to each WL group First simulate with all WL at maximum precision WL of each group is reduced individually Slide 12.9, Once MSE function and HW cost function are computed, user may enter the MSE requirement Specify 1 MSE for each Spec Marker Optimization algorithm summary 1) Find the minimum W Fr for a given group (others high) 2) Based on all the minimum W Fr s, increase all WL to meet spec 3) Temporarily decrease each W Fr separately by one bit, only keep the one with greatest HW reduction and still meet spec 4) Repeat 3) until W Fr cannot be reduced anymore
12 Optimization Refinement and Result The result is then examined by user for suitability Re-optimize if necessary, only takes seconds Example: 1/sqrt() on an FPGA (16,12) (13,11) (14,9) (8,4) (24,16) (13,8) (24,16) (11, 6) (24,16) (10,6) (16,11) (11,7) (12,9) (10,7) About 50% area reduction Legend: red = WL optimal 409 slices black = fixed WL 877 slices (16,11) (16,11) (8,7) (8,7) ASIC Example: FIR Filter [8] Original Design Area = μm 2 Optimized for MSE = 10 6 Area = μm 2 [8] C.C. Wang, Design and Optimization of Low-power Logic, M.S. Thesis, UCLA, (Appendix A)
13 Example: Jitter Compensation Filter [9] Derivative HPF LPF + Mult SNR (db) Time (us) SNR (db) db 30.8 db Time (us) [9] Z. Towfic, S.-K. Ting, A. Sayed, "Sampling Clock Jitter Estimation and Compensation in ADC Circuits," in Proc. IEEE Int. Symp. Circuits and Systems, June 2010, pp Tradeoff: MSE vs. Hardware-Cost 7 Acceptable MSE ACPR (MSE= ) 46 db HW Cost (kluts) ACPR (MSE= ) MSE cos WL-Optimal Design 10-4 MSE sin
14 Summary Wordlength minimization is important in the implementation of fixed-point systems in order to reduce area and power Integer wordlength can be simply found by using range detection, based on input data Fractional wordlengths require more elaborate perturbation theory to minimize hardware cost subject to MSE error due to quantization Design-specific information can be used Wordlength grouping (e.g. in multiplexers) Hierarchical optimization (with fixed input/output WLs) WL optimizer for recursive systems takes longer due to the time require for algorithm convergence FPGA/ASIC hardware resource estimation results are used to minimize WLs for FPGA/ASIC implementations References (1/3) C. Shi, Floating-point to Fixed-point Conversion, Ph.D. Thesis, University of California, Berkeley, H. Keding et al., "FRIDGE: A Fixed-point Design and Simulation Environment," in Proc. Design, Automation and Test in Europe, Feb. 1998, pp W. Sung and K.-I. Kum, "Simulation-based Word-length Optimization Method for Fixed-point Digital Signal Processing Systems," IEEE Trans. Sig. Proc., vol. 43, no. 12, pp , Dec S. Kim, K.-I. Kum, and W. Sung, "Fixed-Point Optimization Utility for C and C++ Based on Digital Signal Processing Programs," IEEE Trans. Circuits and Systems-II, vol. 45, no. 11, pp , Nov
15 References (2/3) M. Cantin, Y. Savaria, and P. Lavoie, "A Comparison of Automatic Word Length Optimization Procedures," in Proc. Int. Symp. Circuits and Systems, vol. 2, May 2002, pp C. Shi and R.W. Brodersen, "A Perturbation Theory on Statistical Quantization Effects in Fixed-point DSP with Non-stationary Input," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, May 2004, pp See book supplement website for tool download. Also see: earch/ffc/documentation.htm References (3/3) C.C. Wang, Design and Optimization of Low-power Logic, M.S. Thesis, UCLA, (Appendix A) Z. Towfic, S.-K. Ting, A.H. Sayed, "Sampling Clock Jitter Estimation and Compensation in ADC Circuits," in Proc. IEEE Int. Symp. Circuits and Systems, June 2010, pp
16 Course Wiki CAD Tutorials WL Optimization Tool Source code Tested with Matlab 2006b and SynDSP
Floating-point to Fixed-point Conversion. Digital Signal Processing Programs (Short Version for FPGA DSP)
Floating-point to Fixed-point Conversion for Efficient i Implementation ti of Digital Signal Processing Programs (Short Version for FPGA DSP) Version 2003. 7. 18 School of Electrical Engineering Seoul
More information29.3. General Terms Design, Algorithms, Performance
9.3 ABSRAC A tool that automates the floating-point to fixed-point conversion (FFC) process for digital signal processing systems is described. he tool automatically optimizes fixed-point data types of
More informationSimulink-Hardware Flow
5/2/22 EE26B: VLSI Signal Processing Simulink-Hardware Flow Prof. Dejan Marković ee26b@gmail.com Development Multiple design descriptions Algorithm (MATLAB or C) Fixed point description RTL (behavioral,
More informationSimulink Design Environment
EE219A Spring 2008 Special Topics in Circuits and Signal Processing Lecture 4 Simulink Design Environment Dejan Markovic dejan@ee.ucla.edu Announcements Class wiki Material being constantly updated Please
More informationBasic Xilinx Design Capture. Objectives. After completing this module, you will be able to:
Basic Xilinx Design Capture This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List various blocksets available in System
More informationIntroduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 2/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN AB-CO-HT Outline Digital Signal
More informationOptimize DSP Designs and Code using Fixed-Point Designer
Optimize DSP Designs and Code using Fixed-Point Designer MathWorks Korea 이웅재부장 Senior Application Engineer 2013 The MathWorks, Inc. 1 Agenda Fixed-point concepts Introducing Fixed-Point Designer Overview
More informationIntroduction to DSP/FPGA Programming Using MATLAB Simulink
دوازدهمين سمينار ساليانه دانشكده مهندسي برق فناوری های الکترونيک قدرت اسفند 93 Introduction to DSP/FPGA Programming Using MATLAB Simulink By: Dr. M.R. Zolghadri Dr. M. Shahbazi N. Noroozi 2 Table of main
More informationMoving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation
Moving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation Houman Zarrinkoub, PhD. Product Manager Signal Processing Toolboxes The MathWorks Inc. 2007 The MathWorks,
More informationModeling and implementation of dsp fpga solutions
See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/228877179 Modeling and implementation of dsp fpga solutions Article CITATIONS 9 READS 57 4
More informationA SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN
A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN Xiaoying Li 1 Fuming Sun 2 Enhua Wu 1, 3 1 University of Macau, Macao, China 2 University of Science and Technology Beijing, Beijing, China
More informationData Wordlength Optimization for FPGA Synthesis
Data Wordlength Optimization for FPGA Synthesis Nicolas HERVÉ, Daniel MÉNARD and Olivier SENTIEYS IRISA University of Rennes 6, rue de Kerampont 22300 Lannion, France {first-name}.{name}@irisa.fr Abstract
More informationFixed Point Representation And Fractional Math. By Erick L. Oberstar Oberstar Consulting
Fixed Point Representation And Fractional Math By Erick L. Oberstar 2004-2005 Oberstar Consulting Table of Contents Table of Contents... 1 Summary... 2 1. Fixed-Point Representation... 2 1.1. Fixed Point
More informationAnalytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations
2326 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL 59, NO 10, OCTOBER 2012 Analytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations Romuald
More informationIMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC
IMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC Thangamonikha.A 1, Dr.V.R.Balaji 2 1 PG Scholar, Department OF ECE, 2 Assitant Professor, Department of ECE 1, 2 Sri Krishna
More informationScientific Computing. Error Analysis
ECE257 Numerical Methods and Scientific Computing Error Analysis Today s s class: Introduction to error analysis Approximations Round-Off Errors Introduction Error is the difference between the exact solution
More informationCOPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code
COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material
More informationA Library of Parameterized Floating-point Modules and Their Use
A Library of Parameterized Floating-point Modules and Their Use Pavle Belanović and Miriam Leeser Department of Electrical and Computer Engineering Northeastern University Boston, MA, 02115, USA {pbelanov,mel}@ece.neu.edu
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationChapter 2 Float Point Arithmetic. Real Numbers in Decimal Notation. Real Numbers in Decimal Notation
Chapter 2 Float Point Arithmetic Topics IEEE Floating Point Standard Fractional Binary Numbers Rounding Floating Point Operations Mathematical properties Real Numbers in Decimal Notation Representation
More informationOUTLINE RTL DESIGN WITH ARX
1 2 RTL DESIGN WITH ARX IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING Sabih H. Gerez University of Twente OUTLINE Design languages Arx motivation and alternatives Main features of Arx Arx language elements
More informationHead, Dept of Electronics & Communication National Institute of Technology Karnataka, Surathkal, India
Mapping Signal Processing Algorithms to Architecture Sumam David S Head, Dept of Electronics & Communication National Institute of Technology Karnataka, Surathkal, India sumam@ieee.org Objectives At the
More informationRepresenting and Manipulating Floating Points
Representing and Manipulating Floating Points Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu The Problem How to represent fractional values with
More informationECE 450:DIGITAL SIGNAL. Lecture 10: DSP Arithmetic
ECE 450:DIGITAL SIGNAL PROCESSORS AND APPLICATIONS Lecture 10: DSP Arithmetic Last Session Floating Point Arithmetic Addition Block Floating Point format Dynamic Range and Precision 2 Today s Session Guard
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering. Winter/Summer Training
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering Winter/Summer Training Level 2 continues. 3 rd Year 4 th Year FIG-3 Level 1 (Basic & Mandatory) & Level 1.1 and
More informationComputer Architecture Chapter 3. Fall 2005 Department of Computer Science Kent State University
Computer Architecture Chapter 3 Fall 2005 Department of Computer Science Kent State University Objectives Signed and Unsigned Numbers Addition and Subtraction Multiplication and Division Floating Point
More informationERROR MODELLING OF DUAL FIXED-POINT ARITHMETIC AND ITS APPLICATION IN FIELD PROGRAMMABLE LOGIC
ERROR MODELLING OF DUAL FIXED-POINT ARITHMETIC AND ITS APPLICATION IN FIELD PROGRAMMABLE LOGIC Chun Te Ewe, Peter Y. K. Cheung and George A. Constantinides Department of Electrical & Electronic Engineering,
More informationA Methodology and Design Environment for DSP ASIC Fixed Point Refinement
A Methodology and Design Environment for DSP ASIC Fixed Point Refinement R.Cmar, L.Rijnders, P.Schaumont, S.Vernalde and I.Bolsens IMEC, Kapeldreef 75, 3001 Leuven, Belgium Abstract Complex signal processing
More informationComputer Arithmetic. L. Liu Department of Computer Science, ETH Zürich Fall semester, Reconfigurable Computing Systems ( L) Fall 2012
Reconfigurable Computing Systems (252-2210-00L) all 2012 Computer Arithmetic L. Liu Department of Computer Science, ETH Zürich all semester, 2012 Source: ixed-point arithmetic slides come from Prof. Jarmo
More informationFine Grain Word Length Optimization for Dynamic Precision Scaling in DSP Systems
Fine Grain Word Length Optimization for Dynamic Precision Scaling in DSP Systems Seogoo Lee and Andreas Gerstlauer Department of Electrical and Computer Engineering The University of Texas at Austin {sglee,gerstl}@utexas.edu
More informationSystems I. Floating Point. Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties
Systems I Floating Point Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties IEEE Floating Point IEEE Standard 754 Established in 1985 as uniform standard for
More informationLogiCORE IP Floating-Point Operator v6.2
LogiCORE IP Floating-Point Operator v6.2 Product Guide Table of Contents SECTION I: SUMMARY IP Facts Chapter 1: Overview Unsupported Features..............................................................
More informationModeling a 4G LTE System in MATLAB
Modeling a 4G LTE System in MATLAB Part 3: Path to implementation (C and HDL) Houman Zarrinkoub PhD. Signal Processing Product Manager MathWorks houmanz@mathworks.com 2011 The MathWorks, Inc. 1 LTE Downlink
More informationObjectives. After completing this module, you will be able to:
Signal Routing This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Describe how signals are converted through Gateway In
More informationTutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board
Tutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board Shawki Areibi August 15, 2017 1 Introduction Xilinx System Generator provides a set of Simulink blocks
More informationQuantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes
Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes Xiaojie Zhang and Paul H. Siegel University of California, San Diego 1. Introduction Low-density parity-check (LDPC) codes
More informationFloating Point Puzzles. Lecture 3B Floating Point. IEEE Floating Point. Fractional Binary Numbers. Topics. IEEE Standard 754
Floating Point Puzzles Topics Lecture 3B Floating Point IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties For each of the following C expressions, either: Argue that
More informationAn FPGA based Implementation of Floating-point Multiplier
An FPGA based Implementation of Floating-point Multiplier L. Rajesh, Prashant.V. Joshi and Dr.S.S. Manvi Abstract In this paper we describe the parameterization, implementation and evaluation of floating-point
More informationGiving credit where credit is due
CSCE 230J Computer Organization Floating Point Dr. Steve Goddard goddard@cse.unl.edu http://cse.unl.edu/~goddard/courses/csce230j Giving credit where credit is due Most of slides for this lecture are based
More informationImplementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks
Implementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks 2014 The MathWorks, Inc. 1 Traditional Implementation Workflow: Challenges Algorithm Development
More informationDigital Signal Processing Introduction to Finite-Precision Numerical Effects
Digital Signal Processing Introduction to Finite-Precision Numerical Effects D. Richard Brown III D. Richard Brown III 1 / 9 Floating-Point vs. Fixed-Point DSP chips are generally divided into fixed-point
More informationEvaluation of High Speed Hardware Multipliers - Fixed Point and Floating point
International Journal of Electrical and Computer Engineering (IJECE) Vol. 3, No. 6, December 2013, pp. 805~814 ISSN: 2088-8708 805 Evaluation of High Speed Hardware Multipliers - Fixed Point and Floating
More informationISSN (Online), Volume 1, Special Issue 2(ICITET 15), March 2015 International Journal of Innovative Trends and Emerging Technologies
VLSI IMPLEMENTATION OF HIGH PERFORMANCE DISTRIBUTED ARITHMETIC (DA) BASED ADAPTIVE FILTER WITH FAST CONVERGENCE FACTOR G. PARTHIBAN 1, P.SATHIYA 2 PG Student, VLSI Design, Department of ECE, Surya Group
More informationGiving credit where credit is due
JDEP 284H Foundations of Computer Systems Floating Point Dr. Steve Goddard goddard@cse.unl.edu Giving credit where credit is due Most of slides for this lecture are based on slides created by Drs. Bryant
More informationSystem Programming CISC 360. Floating Point September 16, 2008
System Programming CISC 360 Floating Point September 16, 2008 Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties Powerpoint Lecture Notes for Computer Systems:
More informationFloating Point Puzzles. Lecture 3B Floating Point. IEEE Floating Point. Fractional Binary Numbers. Topics. IEEE Standard 754
Floating Point Puzzles Topics Lecture 3B Floating Point IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties For each of the following C expressions, either: Argue that
More informationA Ripple Carry Adder based Low Power Architecture of LMS Adaptive Filter
A Ripple Carry Adder based Low Power Architecture of LMS Adaptive Filter A.S. Sneka Priyaa PG Scholar Government College of Technology Coimbatore ABSTRACT The Least Mean Square Adaptive Filter is frequently
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationRepresenting and Manipulating Floating Points. Computer Systems Laboratory Sungkyunkwan University
Representing and Manipulating Floating Points Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu The Problem How to represent fractional values with
More informationImplementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter
Implementation of a Low Power Decimation Filter Using /3-Band IIR Filter Khalid H. Abed Department of Electrical Engineering Wright State University Dayton Ohio, 45435 Abstract-This paper presents a unique
More informationFloating Point Numbers
Floating Point Floating Point Numbers Mathematical background: tional binary numbers Representation on computers: IEEE floating point standard Rounding, addition, multiplication Kai Shen 1 2 Fractional
More informationINTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS.
INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS Arulalan Rajan 1, H S Jamadagni 1, Ashok Rao 2 1 Centre for Electronics Design and Technology, Indian Institute of Science, India (mrarul,hsjam)@cedt.iisc.ernet.in
More informationSONIA GONZALEZ-NAVARRO AND JAVIER HORMIGO Dept. Computer Architecture Universidad de Málaga (Spain)
SONIA GONZALEZ-NAVARRO AND JAVIER HORMIGO Dept. Computer Architecture Universidad de Málaga (Spain) fjhormigo@uma.es New embedded applications increasingly demanding FP computation IEEE-754 FP standard
More informationData Representation Floating Point
Data Representation Floating Point CSCI 224 / ECE 317: Computer Architecture Instructor: Prof. Jason Fritts Slides adapted from Bryant & O Hallaron s slides Today: Floating Point Background: Fractional
More informationNumerical Methods in Scientific Computation
Numerical Methods in Scientific Computation Programming and Software Introduction to error analysis 1 Packages vs. Programming Packages MATLAB Excel Mathematica Maple Packages do the work for you Most
More informationFloating Point January 24, 2008
15-213 The course that gives CMU its Zip! Floating Point January 24, 2008 Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties class04.ppt 15-213, S 08 Floating
More informationIntro to System Generator. Objectives. After completing this module, you will be able to:
Intro to System Generator This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Explain why there is a need for an integrated
More informationFixed Point LMS Adaptive Filter with Low Adaptation Delay
Fixed Point LMS Adaptive Filter with Low Adaptation Delay INGUDAM CHITRASEN MEITEI Electronics and Communication Engineering Vel Tech Multitech Dr RR Dr SR Engg. College Chennai, India MR. P. BALAVENKATESHWARLU
More informationThe course that gives CMU its Zip! Floating Point Arithmetic Feb 17, 2000
15-213 The course that gives CMU its Zip! Floating Point Arithmetic Feb 17, 2000 Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties IA32 floating point Floating
More informationUSING THE SYSTEM-C LIBRARY FOR BIT TRUE SIMULATIONS IN MATLAB
USING THE SYSTEM-C LIBRARY FOR BIT TRUE SIMULATIONS IN MATLAB Jan Schier Institute of Information Theory and Automation Academy of Sciences of the Czech Republic Abstract In the paper, the possibilities
More informationFLOATING POINT ADDERS AND MULTIPLIERS
Concordia University FLOATING POINT ADDERS AND MULTIPLIERS 1 Concordia University Lecture #4 In this lecture we will go over the following concepts: 1) Floating Point Number representation 2) Accuracy
More informationRepresenting and Manipulating Floating Points. Jo, Heeseung
Representing and Manipulating Floating Points Jo, Heeseung The Problem How to represent fractional values with finite number of bits? 0.1 0.612 3.14159265358979323846264338327950288... 2 Fractional Binary
More informationPipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications
, Vol 7(4S), 34 39, April 204 ISSN (Print): 0974-6846 ISSN (Online) : 0974-5645 Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications B. Vignesh *, K. P. Sridhar
More informationArea And Power Efficient LMS Adaptive Filter With Low Adaptation Delay
e-issn: 2349-9745 p-issn: 2393-8161 Scientific Journal Impact Factor (SJIF): 1.711 International Journal of Modern Trends in Engineering and Research www.ijmter.com Area And Power Efficient LMS Adaptive
More informationDesign and Implementation of CVNS Based Low Power 64-Bit Adder
Design and Implementation of CVNS Based Low Power 64-Bit Adder Ch.Vijay Kumar Department of ECE Embedded Systems & VLSI Design Vishakhapatnam, India Sri.Sagara Pandu Department of ECE Embedded Systems
More informationRepresenting and Manipulating Floating Points
Representing and Manipulating Floating Points Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu The Problem How to represent fractional values with
More informationAgenda. Introduction FPGA DSP platforms Design challenges New programming models for FPGAs
New Directions in Programming FPGAs for DSP Dr. Jim Hwang Xilinx, Inc. Agenda Introduction FPGA DSP platforms Design challenges New programming models for FPGAs System Generator Getting your math into
More informationCarry Prediction and Selection for Truncated Multiplication
Carry Prediction and Selection for Truncated Multiplication Romain Michard, Arnaud Tisserand and Nicolas Veyrat-Charvillon Arénaire project, LIP (CNRS ENSL INRIA UCBL) Ecole Normale Supérieure de Lyon
More informationAgenda. How can we improve productivity? C++ Bit-accurate datatypes and modeling Using C++ for hardware design
Catapult C Synthesis High Level Synthesis Webinar Stuart Clubb Technical Marketing Engineer April 2009 Agenda How can we improve productivity? C++ Bit-accurate datatypes and modeling Using C++ for hardware
More informationBryant and O Hallaron, Computer Systems: A Programmer s Perspective, Third Edition. Carnegie Mellon
Carnegie Mellon Floating Point 15-213/18-213/14-513/15-513: Introduction to Computer Systems 4 th Lecture, Sept. 6, 2018 Today: Floating Point Background: Fractional binary numbers IEEE floating point
More informationSynthesis of DSP Systems using Data Flow Graphs for Silicon Area Reduction
Synthesis of DSP Systems using Data Flow Graphs for Silicon Area Reduction Rakhi S 1, PremanandaB.S 2, Mihir Narayan Mohanty 3 1 Atria Institute of Technology, 2 East Point College of Engineering &Technology,
More informationFPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression
FPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression Divakara.S.S, Research Scholar, J.S.S. Research Foundation, Mysore Cyril Prasanna Raj P Dean(R&D), MSEC, Bangalore Thejas
More informationFPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST
FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST SAKTHIVEL Assistant Professor, Department of ECE, Coimbatore Institute of Engineering and Technology Abstract- FPGA is
More informationFPGA Based FIR Filter using Parallel Pipelined Structure
FPGA Based FIR Filter using Parallel Pipelined Structure Rajesh Mehra, SBL Sachan Electronics & Communication Engineering Department National Institute of Technical Teachers Training & Research Chandigarh,
More informationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 10, NOVEMBER
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 10, NOVEMBER 2008 3197 Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems Daniel Menard, Member, IEEE,
More informationFloating Point. CSE 238/2038/2138: Systems Programming. Instructor: Fatma CORUT ERGİN. Slides adapted from Bryant & O Hallaron s slides
Floating Point CSE 238/2038/2138: Systems Programming Instructor: Fatma CORUT ERGİN Slides adapted from Bryant & O Hallaron s slides Today: Floating Point Background: Fractional binary numbers IEEE floating
More informationChapter 3: Arithmetic for Computers
Chapter 3: Arithmetic for Computers Objectives Signed and Unsigned Numbers Addition and Subtraction Multiplication and Division Floating Point Computer Architecture CS 35101-002 2 The Binary Numbering
More informationCS321 Introduction To Numerical Methods
CS3 Introduction To Numerical Methods Fuhua (Frank) Cheng Department of Computer Science University of Kentucky Lexington KY 456-46 - - Table of Contents Errors and Number Representations 3 Error Types
More informationLightweight Arithmetic for Mobile Multimedia Devices. IEEE Transactions on Multimedia
Lightweight Arithmetic for Mobile Multimedia Devices Tsuhan Chen Carnegie Mellon University tsuhan@cmu.edu Thanks to Fang Fang and Rob Rutenbar IEEE Transactions on Multimedia EDICS Signal Processing for
More informationComputer Organization: A Programmer's Perspective
A Programmer's Perspective Representing Numbers Gal A. Kaminka galk@cs.biu.ac.il Fractional Binary Numbers 2 i 2 i 1 4 2 1 b i b i 1 b 2 b 1 b 0. b 1 b 2 b 3 b j 1/2 1/4 1/8 Representation Bits to right
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationCS 261 Fall Floating-Point Numbers. Mike Lam, Professor.
CS 261 Fall 2018 Mike Lam, Professor https://xkcd.com/217/ Floating-Point Numbers Floating-point Topics Binary fractions Floating-point representation Conversions and rounding error Binary fractions Now
More informationCOMP Overview of Tutorial #2
COMP 1402 Winter 2008 Tutorial #2 Overview of Tutorial #2 Number representation basics Binary conversions Octal conversions Hexadecimal conversions Signed numbers (signed magnitude, one s and two s complement,
More informationCOMPUTER ORGANIZATION AND DESIGN. 5 th Edition. The Hardware/Software Interface. Chapter 3. Arithmetic for Computers Implementation
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 3 Arithmetic for Computers Implementation Today Review representations (252/352 recap) Floating point Addition: Ripple
More informationInternational Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm Pallavi Ramteke 1, Dr. N. N. Mhala 2, Prof. P. R. Lakhe M.Tech [IV Sem], Dept. of Comm. Engg., S.D.C.E, [Selukate],
More informationImplementation of Floating Point Multiplier Using Dadda Algorithm
Implementation of Floating Point Multiplier Using Dadda Algorithm Abstract: Floating point multiplication is the most usefull in all the computation application like in Arithematic operation, DSP application.
More informationNORTHWESTERN UNIVERSITY. An Algorithm to Trade off Quantization Error with Hardware Resources for MATLAB based FPGA design A THESIS
NORTHWESTERN UNIVERSITY An Algorithm to Trade off Quantization Error with Hardware Resources for MATLAB based FPGA design A THESIS SUBMITTED TO THE GRADUATE SCHOOL IN PARTIAL FULFILLMENT OF THE REQUIREMENTS
More informationFloating Point : Introduction to Computer Systems 4 th Lecture, May 25, Instructor: Brian Railing. Carnegie Mellon
Floating Point 15-213: Introduction to Computer Systems 4 th Lecture, May 25, 2018 Instructor: Brian Railing Today: Floating Point Background: Fractional binary numbers IEEE floating point standard: Definition
More informationFloating Point Puzzles The course that gives CMU its Zip! Floating Point Jan 22, IEEE Floating Point. Fractional Binary Numbers.
class04.ppt 15-213 The course that gives CMU its Zip! Topics Floating Point Jan 22, 2004 IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties Floating Point Puzzles For
More informationLecture Objectives. Structured Programming & an Introduction to Error. Review the basic good habits of programming
Structured Programming & an Introduction to Error Lecture Objectives Review the basic good habits of programming To understand basic concepts of error and error estimation as it applies to Numerical Methods
More informationVLSI Implementation of Low Power Area Efficient FIR Digital Filter Structures Shaila Khan 1 Uma Sharma 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 05, 2015 ISSN (online): 2321-0613 VLSI Implementation of Low Power Area Efficient FIR Digital Filter Structures Shaila
More informationLightweight Arithmetic for Mobile Multimedia Devices
Lightweight Arithmetic for Mobile Multimedia Devices Tsuhan Chen 陳祖翰 Carnegie Mellon University tsuhan@cmu.edu Thanks to Fang Fang and Rob Rutenbar Multimedia Applications on Mobile Devices Multimedia
More informationMeasuring Improvement When Using HUB Formats to Implement Floating-Point Systems under Round-to- Nearest
Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems under Round-to- Nearest Abstract: This paper analyzes the benefits of using half-unitbiased (HUB) formats to implement floatingpoint
More informationFloating Point Arithmetic
Floating Point Arithmetic Computer Systems, Section 2.4 Abstraction Anything that is not an integer can be thought of as . e.g. 391.1356 Or can be thought of as + /
More informationInf2C - Computer Systems Lecture 2 Data Representation
Inf2C - Computer Systems Lecture 2 Data Representation Boris Grot School of Informatics University of Edinburgh Last lecture Moore s law Types of computer systems Computer components Computer system stack
More informationFoundations of Computer Systems
18-600 Foundations of Computer Systems Lecture 4: Floating Point Required Reading Assignment: Chapter 2 of CS:APP (3 rd edition) by Randy Bryant & Dave O Hallaron Assignments for This Week: Lab 1 18-600
More informationFILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS. Waqas Akram, Cirrus Logic Inc., Austin, Texas
FILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS Waqas Akram, Cirrus Logic Inc., Austin, Texas Abstract: This project is concerned with finding ways to synthesize hardware-efficient digital filters given
More informationExp#8: Designing a Programmable Sequence Detector
Exp#8: Designing a Programmable Sequence Detector Objectives Learning how to partition a system into data-path and control unit. Integrating Schematics and Verilog code together Overview In this lab you
More informationCS 261 Fall Floating-Point Numbers. Mike Lam, Professor. https://xkcd.com/217/
CS 261 Fall 2017 Mike Lam, Professor https://xkcd.com/217/ Floating-Point Numbers Floating-point Topics Binary fractions Floating-point representation Conversions and rounding error Binary fractions Now
More informationOutline. Introduction to Structured VLSI Design. Signed and Unsigned Integers. 8 bit Signed/Unsigned Integers
Outline Introduction to Structured VLSI Design Integer Arithmetic and Pipelining Multiplication in the digital domain HW mapping Pipelining optimization Joachim Rodrigues Signed and Unsigned Integers n-1
More information