DAV CENTENARY COLLEGE FARIDABAD Academic Session: January-March 2019

Size: px
Start display at page:

Download "DAV CENTENARY COLLEGE FARIDABAD Academic Session: January-March 2019"

Transcription

1 DAV CENTENARY COLLEGE FARIDABAD Academic Session: January-March 2019 Summary of Lesson Plan of BCA-106 ('C' Programming) Ms. Tanu Kwatra (Section : A, B) Name of Asst/Associate Professor Ms. Anjali Manchanda (Section : C) Ms. Kavita Sharma (Section : D) Date Topics to be covered Introduction to Programming Introduction to Programming History & Importance of C Week History & Importance of C Elements of C Sunday Character set,identifiuers & Keywords Data Types, Constant ande Variables Revision of Elements of C Structure of C Program Week Structure of C Program Revision sunday Operators Operators Operators Type casting, operator hierarchy and Associativity Week Type casting, operator hierarchy and Associativity Revision :Unit I Sunday Introduction to Decision Making & Branching Decision Making with If statement contd if else, Nested if Week Sir Chottu Ram Jayanti Republic day Sunday Else if Ladder, Revision:If else statement Revision:Decision and Branching statement Switch case & goto statement Switch case & goto statement Week Introduction to Looping:for Introduction to Looping:for Sunday while do-while Break, continue Nested loop Week Revision of Looping

2 Week 7 Week 8 Week 9 Week 10 Week 11 Week Test: Looping Sunday Presentation:Unit Presentation:Unit Revision of Unit Mahashivratri Revision of Unit Standard Mathematical Function:Introduction Sunday Input & Output function Guru Ravidas Jayanti getch((), getche() getchar(),gets() getchar(),gets() Revision: Input fucntions Sunday putch(),putchar() puts() Revision:output function Maharishi Dayanand Saraswati Jayanti Introduction: String, string constant & variables String Manipulation operations Sunday contd String Manipulation operations String Manipulation operations String Manipulation operations String Manipulation operations Revision:String/Assignment Sunday Internal Examination Internal Examination Internal Examination Internal Examination Internal Examination Internal Examination Sunday Test:String Introduction to Functions Holi Vacations Function type,prototype,function defination Function type,prototype,function defination Local and global variables Recursion Sunday

3 Week 13 Week 14 Week 15 Week 16 Week Call by value Call by reference Introduction: Array Initialization,procession of an array Array of String Array of String Sunday Test: Function Revision/Assignment Introduction:Pointers Introduction:Pointers Dr Ambedkar Jayanti Presentation:Functions &Array Sunday Presentation:Functions &Array Pointers & Array Mahaveer Jayanti Pointers & Array Storage class Auto Sunday Extern Register and static storage,scope and storage Algorithm and Flowchart Revision Revision Revision Sunday Revision Revision Subject: 'C' Programming Lab Date Topics to be covered Introduction to Programming Introduction to Programming Program of simple C language Week Program of simple C language Program of simple C language Sunday Program of simple C language Program of simple C language Program of simple C language Program of simple C language Week Program of simple C language Revision: Structure of C Language

4 Week 3 Week 4 Week 5 Week 6 Week 7 Week sunday Revision Program of operators Program of operators Program of operators Program of operators Test: Operators Sunday Introduction to Decision Making & Branching program on if statement Program on else-if Program on else-if Sir Chottu Ram Jayanti Republic day Sunday Program on Else if Ladder Program on Else if Ladder Program on Switch case & goto statement Program on Switch case & goto statement Introduction to Looping Program of for loop Sunday Program for while Program for do-while Program for do-while Program of jump,break and continue Program of jump,break and continue Revision: looping Sunday Test:branching and looping program of jump,break and continue Program for while Mahashivratri Program for do-while Program of getch((), getche() Sunday Program of getch((), getche() Program of getchar(),gets() Program of putch(),putchar() Program of puts() Program of puts() Introduction: String, string constant & variables Sunday Program on String Program of String Manipulation operations

5 Week 9 Week 10 Week 11 Week 12 Week 13 Week 14 Week Program of String Manipulation operations Maharishi Dayanand Saraswati Jayanti Program of String Manipulation operations Program of String Manipulation operations Sunday Program of String Manipulation operations Program of String Manipulation operations Revision:String Introduction:Functions Program of Functions Program of Functions Sunday Internal Examination Internal Examination Internal Examination Internal Examination Internal Examination Internal Examination Sunday Program of Functions Program of Call by value Program of Call by value Program of Recursion Program of Recursion Revision:funtions/Test Holi Vacations Sunday Program of Arrays Program of Arrays Program on Array of Strings Revision:Arrays Revision:Arrays Test: Function Sunday Program of Pointers Program of Pointers Program of Functions & Array Test:function & Array Dr Ambedkar Jayanti Test:function & Array Sunday Test:function & Array Program on Storage class Mahaveer Jayanti Program on Storage class

6 Program on Storage class Program on Storage class Sunday Revision Revision Revision Week Revision Revision Revision Sunday Week Revision Revision

7 DAV CENTENARY COLLEGE FARIDABAD Academic Session: January-March 2019 Summary of Lesson Plan of BCA-107 (Logical Organization of Computer - II) Name of Asst/Associate Professor Ms. Kavita Verma (Section : A, C) Ms. Rashmi Verma (Section : B, D) Date Topics to be covered Sequential Logic :- Characteristics Flip-Flops Clocked RS, D Flip-Flops Week JK Flip-Flop, T Flip-Flop Tutorial class on Flip-Flops Sunday Master-Slave Flip-Flops State table, state diagram and state equations Flip-flop excitation tables Class test Unit - 1 Week UNIT-II Sequential Circuits: Designing registers Serial Input Serial Output (SISO), Serial Input Parallel Output (SIPO) sunday Parallel Input Serial Output (PISO), Parallel Input Parallel Output(PIPO) Bidirectional Shift Register Universal Shift Register Designing counters- Diff between synchronous and asynchronous counter Week bit Ripple Counter Asynchronous up-down Counter Sunday MOD -N Asynchronous counter Synchronous up Counter Synchronous down Counter Synchronous up-down counter Week Sir Chottu Ram Jayanti Republic day Sunday Synchronous MOD-N counter Doubt class on Register Presentation by students on register Presentation by students on register Week Design of synschronous counter using T-Flip Flop Design of synschronous counter using JK-Flip Flop Sunday Tutorial class on Asynchronous counter Tutorial class on Synchronous counter

8 Week 6 Week 7 Week 8 Week 9 Week 10 Week Class test Unit - II UNIT-IV - Instruction Design & I/O Organization Instruction Format CPU interfacing Bus Sunday CPU Registers Timing and cycle constraints Addressing Modes Mahashivratri Machine instruction Instruction set selection Sunday Instruction cycle Guru Ravidas Jayanti I/O Interface Interrupt structure Program-controlled Interrupt-controlled Sunday DMA transfer I/O Channels IOP Maharishi Dayanand Saraswati Jayanti Test of unit-4 UNIT-III-Memory & I/O Devices Sunday Shivratri Memory Parameters Semiconductor RAM Static RAM and types Working of static RAM Dynamic RAM and Types Sunday internal exams internal exams internal exams internal exams internal exams internal exams Sunday Holi Vacations

9 Week 12 Week 13 Week 14 Week 15 Week 16 Week Working of Dynamic RAM ROM and types of ROM Memory Hierarchy Magnetic Storage Devices Types of Magnetic storage Devices Optical Storage Devices Sunday Tyes of Optical Strorage devices Difference between magnetic storage and optical storage Flash memory Input Devices Output Devices Input Controller Sunday Output Controller Presentation by students on unit Presentation by students on unit Discussion on important topics Tutorial class Tutorial class Sunday Revision of Unit-I Revision of Unit-I Mahaveer Jayanti Revision of Unit-I Revision of Unit-II Revision of Unit-II Sunday Revision of Unit-II Revision of Unit-III Revision of Unit-III Revision of Unit-III Revision of Unit-IV Revision of Unit-IV Sunday Previous year question paper discussion Previous year question paper discussion

10 DAV CENTENARY COLLEGE FARIDABAD Academic Session: January-March 2019 Summary of Lesson Plan of BCA-109 (Structured System Analysis & Design) Ms. Vandana (Section : A, C) Name of Asst/Associate Professor Ms. Kavita Sharma (Section : B) Ms. Anjali Manchanda (Section : D) Date Topics to be covered Intrduction to System Characteristics of a System Elements of a system Week Elements of a system Types of System Sunday Types of System Continued SDLC and its Phases Preliminary survey & feasibility study Phases system Analysis and Design Phases Week System Testing, Implementation and maintenance Presentation on SDLC sunday SDLC and its Phases Preliminary survey & feasibility study Phases system Analysis and Design Phases System Testing, Implementation and maintenance Week Presentation on SDLC Role of System Analysis Sunday Role of System Analysis Analyst and User Interface System planning & Initial Investigation Planning in System Analysis Week Sir Chottu Ram Jayanti Republic day Sunday Sources of Project requests Fact Finding Techniques Information Gathering Tools Determination of Feasibility Week Revision of SDLC Fact Finding techniques Test of Unit -I Sunday Tools of Structured Analysis DFD-Logical & Physical Flow Charts and Gantt charts Decision Tree/ Decision Table Week Structured English-Pros and Cons

11 Feasibility Analysis & Report Sunday Cost Benefit Analysis Presentation on Structured Analysis Tools Methods of Determining Cost / benefit Mahashivratri Week Assignments Question and Discussion Interpret Result of Analysis Sunday Interpret Result of Analysis and Final Action Guru Ravidas Jayanti Revision of Unit -II Revision & doubts of Unit I & II Week Revision & doubts of Unit I & II Objectives of System Design Sunday Logical and Physical Design Examples Design Methodologies Structured Design Maharishi Dayanand Saraswati Jayanti Week Form Driven Methodologies IPO Charts Sunday Shivratri Structured Walkthrough Presentation on system design and charts Objectives of Input design Week Objectives of output design Form Design Sunday Internal Exam Internal Exam Internal Exam Internal Exam Week Internal Exam Internal Exam Sunday Holi Vacations Classification of Forms Classification of Forms Types of Forms Week Requirements of Form Design Form Layout Consideration Form Control Sunday

12 Week 13 Week 14 Week 15 Week Assignments Questions and Discussion Doubts of unit III Test of Unit -III Introduction to System Testing Testing and its objectives Test plan Sunday Testing Techniques Testing Techniques Types of System Test Types of System Test Presentation on system testing Examples on system testing Sunday Quality Assurance and its types Goals of quality assurancein System Life cycle Mahaveer Jayanti System implimentation Types of implementation System evaluation and its types Sunday System evaluation and its types Presentation on system implementation and evaluation System maintenace and its types Types of System maintenace System documentation Forms of documentation Sunday Previous year question paper discussion Previous year question paper discussion

13 DAV CENTENARY COLLEGE FARIDABAD Academic Session: January-March 2019 Summary of Lesson Plan of BCA-109 (Structured System Analysis & Design) Ms. Vandana (Section : A, C) Name of Asst/Associate Professor Ms. Kavita Sharma (Section : B) Ms. Anjali Manchanda (Section : D) Date Topics to be covered Intrduction to System Characteristics of a System Elements of a system Week Elements of a system Types of System Sunday Types of System Continued SDLC and its Phases Preliminary survey & feasibility study Phases system Analysis and Design Phases Week System Testing, Implementation and maintenance Presentation on SDLC sunday SDLC and its Phases Preliminary survey & feasibility study Phases system Analysis and Design Phases System Testing, Implementation and maintenance Week Presentation on SDLC Role of System Analysis Sunday Role of System Analysis Analyst and User Interface System planning & Initial Investigation Planning in System Analysis Week Sir Chottu Ram Jayanti Republic day Sunday Sources of Project requests Fact Finding Techniques Information Gathering Tools Determination of Feasibility Week Revision of SDLC Fact Finding techniques Test of Unit -I Sunday Tools of Structured Analysis DFD-Logical & Physical Flow Charts and Gantt charts Decision Tree/ Decision Table Week Structured English-Pros and Cons

14 Feasibility Analysis & Report Sunday Cost Benefit Analysis Presentation on Structured Analysis Tools Methods of Determining Cost / benefit Mahashivratri Week Assignments Question and Discussion Interpret Result of Analysis Sunday Interpret Result of Analysis and Final Action Guru Ravidas Jayanti Revision of Unit -II Revision & doubts of Unit I & II Week Revision & doubts of Unit I & II Objectives of System Design Sunday Logical and Physical Design Examples Design Methodologies Structured Design Maharishi Dayanand Saraswati Jayanti Week Form Driven Methodologies IPO Charts Sunday Shivratri Structured Walkthrough Presentation on system design and charts Objectives of Input design Week Objectives of output design Form Design Sunday Internal Exam Internal Exam Internal Exam Internal Exam Week Internal Exam Internal Exam Sunday Holi Vacations Classification of Forms Classification of Forms Types of Forms Week Requirements of Form Design Form Layout Consideration Form Control Sunday

15 Week 13 Week 14 Week 15 Week Assignments Questions and Discussion Doubts of unit III Test of Unit -III Introduction to System Testing Testing and its objectives Test plan Sunday Testing Techniques Testing Techniques Types of System Test Types of System Test Presentation on system testing Examples on system testing Sunday Quality Assurance and its types Goals of quality assurancein System Life cycle Mahaveer Jayanti System implimentation Types of implementation System evaluation and its types Sunday System evaluation and its types Presentation on system implementation and evaluation System maintenace and its types Types of System maintenace System documentation Forms of documentation Sunday Previous year question paper discussion Previous year question paper discussion

LESSON PLAN BCA-2 nd Sem Subject : BCA 121 Advanced Programming in C Name of Assistant Prof : Ms Sonia Sharma

LESSON PLAN BCA-2 nd Sem Subject : BCA 121 Advanced Programming in C Name of Assistant Prof : Ms Sonia Sharma LESSON PLAN 2017-2018 BCA-2 nd Sem Subject : BCA 121 Advanced Programming in C Name of Assistant Prof : Ms Sonia Sharma January, Chapter 1: Strings in C Day3 January, Chapter 2 : Structure and Union Day3

More information

Lesson Plan. Week Theory Practical. Lecture Day Topic(including assignment Test) Practical Day

Lesson Plan. Week Theory Practical. Lecture Day Topic(including assignment Test) Practical Day Lesson Plan Name of Faculty: Neha Aggarwal Discipline: BCA Semester: 2nd Subject: Office Automation Tools(BCA-124) Lesson Plan Duration: 15 Weeks Workload (Lecture) Per Week: 4 Lecture,4 Practical Per

More information

SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f Scheme for B.Sc.-I. Semester-I. Internal Assessment

SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f Scheme for B.Sc.-I. Semester-I. Internal Assessment SCHEME OF EXAMINATION FOR B.Sc.(COMPUTER SCIENCE) SEMESTER SYSTEM (Regular Course) w.e.f. 2013-14 Scheme for B.Sc.-I Sr. No. Paper 1 Paper-I Computer And Programming Fundamentals Semester-I Internal Assessment

More information

LESSON PLAN Name of the Assistant/Associate Professor HARBHAJAN SINGH Class and Section...BCA (2nd Sem.) Subject...

LESSON PLAN Name of the Assistant/Associate Professor HARBHAJAN SINGH Class and Section...BCA (2nd Sem.) Subject... Class and Section...BCA (nd Sem.) Subject...PROGRAMMING IN C Week Date Topics 8-Jan-8 Introduction to Programming Languages 9-Jan-8 0-Jan-8 -Jan-8 -Jan-8 -Jan-8 -Jan-8 5-Jan-8 6-Jan-8 7-Jan-8 8-Jan-8 9-Jan-8

More information

Lesson Plan January to April 2018 Assistant Prof.- Rakhi

Lesson Plan January to April 2018 Assistant Prof.- Rakhi Lesson Plan January to April 2018 Assistant Prof.- Rakhi Class : B.Sc. 4th sem Section-A Subject:-Programming in C and Numerical method Week Date Topics Week 1 1-Jan-18 Programmer's model of a computer,algorithm,flow

More information

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : B.Sc CS Total Hours : 50 Subject Name : Digital Electronics

More information

COURSE OUTLINE & WEEK WISE BREAKAGE

COURSE OUTLINE & WEEK WISE BREAKAGE COURSE OUTLINE & WEEK WISE BREAKAGE Week wise Course outline of Computer Fundamentals & Programming (CE-100) 3+1 (Batch 2018-Electronic Engineering) Dated: 13-12-2017 Course Coordinator: Saeed Azhar WEEK

More information

Philadelphia University Department of Computer Science. By Dareen Hamoudeh

Philadelphia University Department of Computer Science. By Dareen Hamoudeh Philadelphia University Department of Computer Science By Dareen Hamoudeh 1.REGISTERS WHAT IS REGISTER? register is a quickly accessible location available to a computer's central processing unit (CPU).

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

More information

Scheme G. Sample Test Paper-I

Scheme G. Sample Test Paper-I Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

More information

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of

More information

Semester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C

Semester: I Credits: 5. Category: MC No.of hrs/week: 5 CA PROGRAMMING IN C Semester: I Credits: 5 Category: MC No.of hrs/week: 5 CA1505 - PROGRAMMING IN C Objective: This course aims at explaining the basic concepts of computers and an easy understanding of C Language by the

More information

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

More information

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:

More information

Model EXAM Question Bank

Model EXAM Question Bank VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI Department of Information Technology Model Exam -1 1. List the main difference between PLA and PAL. PLA: Both AND and OR arrays are programmable

More information

ET285 Digital Electronics II [Onsite]

ET285 Digital Electronics II [Onsite] ET285 Digital Electronics II [Onsite] Course Description: This course continues the study of digital electronics. The focus in this course is on sequential logic. In lab, students construct, test and troubleshoot

More information

Algorithms, merits and demerits, Exponentiation, How to compute fast exponentiation Linear Search, Binary Search "Big Oh" notation, Worst case

Algorithms, merits and demerits, Exponentiation, How to compute fast exponentiation Linear Search, Binary Search Big Oh notation, Worst case Class and Section...B.C.A (nd Sem.) Subject...Mathematical Foundation Of Computer Science Week Date Topics 8-Jan-8 Measure of Central Tendency 9-Jan-8 0-Jan-8 -Jan-8 -Jan-8 -Jan-8 -Jan-8 5-Jan-8 6-Jan-8

More information

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04

GARDEN CITY UNIVERSITY. Bachelor of Computer Applications SEMESTER- I. Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04 GARDEN CITY UNIVERSITY Bachelor of Computer Applications SEMESTER- I Course: CONCEPTS OF PROGRAMMING USING C LANGUAGE CODE: 05ABCAR17111 CREDITS: 04 Unit 1 Programming Basics 1.1 Introduction to Programming

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

More information

Sequential Logic Blocks

Sequential Logic Blocks Sequential Logic Blocks Output of sequential blocks depends on present state as well as on past state. Sequential circuits work with a reference which is clock. A clock signal can be of any duty cycle,

More information

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.

More information

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class

More information

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL

More information

Course Description: This course includes concepts of instruction set architecture,

Course Description: This course includes concepts of instruction set architecture, Computer Architecture Course Title: Computer Architecture Full Marks: 60+ 20+20 Course No: CSC208 Pass Marks: 24+8+8 Nature of the Course: Theory + Lab Credit Hrs: 3 Course Description: This course includes

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

More information

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis

More information

MLR Institute of Technology

MLR Institute of Technology MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN

More information

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR. Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor

More information

CS304,EC304,DCSE16, DETE16

CS304,EC304,DCSE16, DETE16 CS304,EC304,DCSE16, DETE16 III SEMESTER DIPLOMA EXAMINATION, JANUARY-2013 MICROPROCESSOR Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. 1 is compulsory) Q.1 What do you

More information

Department of Computer Science and Engineering Khulna University of Engineering & Technology Khulna , Bangladesh. Course Plan/Profile

Department of Computer Science and Engineering Khulna University of Engineering & Technology Khulna , Bangladesh. Course Plan/Profile Department of Computer Science and Engineering Khulna University of Engineering & Technology Khulna - 9203, Bangladesh Course Plan/Profile 1. Course No.: CSE 1201 Contact Hours:3/week 2. Course Title:

More information

COP 1170 Introduction to Computer Programming using Visual Basic

COP 1170 Introduction to Computer Programming using Visual Basic Course Justification This course is the first computer programming course in the Computer Information Systems Associate in Arts degree program; is required in the Computer Programming and Analysis, Database

More information

COURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators

COURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators COURSE DESCRIPTION Dept., Number Semester hours CS 232 Course Title Computer Organization 4 Course Coordinators Badii, Joseph, Nemes 2004-2006 Catalog Description Comparative study of the organization

More information

Syllabus for Computer Science General Part I

Syllabus for Computer Science General Part I Distribution of Questions: Part I Q1. (Compulsory: 20 marks). Any ten questions to be answered out of fifteen questions, each carrying two marks (Group A 3 questions, Group B, Group C and Group D 4 questions

More information

Computer Organization

Computer Organization A Text Book of Computer Organization and Architecture Prof. JATINDER SINGH Director, GGI, Dhaliwal Er. AMARDEEP SINGH M.Tech (IT) AP&HOD, Deptt.of CSE, SVIET, Banur Er. GURJEET SINGH M.Tech (CSE) Head,

More information

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

More information

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY

CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Sub. Code & Name: CS2253 Computer organization and architecture Year/Sem

More information

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3

More information

Hours / 100 Marks Seat No.

Hours / 100 Marks Seat No. 17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

More information

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

More information

INPUT-OUTPUT ORGANIZATION

INPUT-OUTPUT ORGANIZATION INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides

More information

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore COMPUTER ORGANIZATION AND ARCHITECTURE V. Rajaraman Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. Radhakrishnan Professor of Computer Science

More information

Syllabi & Scheme of Examination BCA-2 nd Year. Website:-

Syllabi & Scheme of Examination BCA-2 nd Year. Website:- Syllabi & Scheme of Examination BCA-2 nd Year Website:- www.cdlu.ac.in SCHEME OF EXMINATION University Centre for Distance Learning BCA - II Paper Code Course Nomenclature Ext. Inter. Min. Pass Time Ass.

More information

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit. Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

More information

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER. DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

More information

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. 1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and

More information

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

More information

COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY TO BE EFFECTIVE FROM THE ACADEMIC YEAR

COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY TO BE EFFECTIVE FROM THE ACADEMIC YEAR COURSE STRUCTURE AND SYLLABUS APPROVED IN THE BOARD OF STUDIES MEETING HELD ON JULY- 2000 TO BE EFFECTIVE FROM THE ACADEMIC YEAR 2000-2001 MCA SEMESTER -1 Scheme of evaluation Max. Marks Min. Marks to

More information

Verizon Next Step Program Course Outline. Telecommunications Technology: Verizon

Verizon Next Step Program Course Outline. Telecommunications Technology: Verizon Verizon Next Step Program Course Outline Course Title: DIGITAL ELECTRONICS 2 Curriculum: Telecommunications Technology: Verizon Credit Hours: 4 Contact Hours: 4 Date of Revision: 9/16/03 Valid for F 03,

More information

(ii) Simplify and implement the following SOP function using NOR gates:

(ii) Simplify and implement the following SOP function using NOR gates: DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be

More information

Final Exam Review. b) Using only algebra, prove or disprove the following:

Final Exam Review. b) Using only algebra, prove or disprove the following: EE 254 Final Exam Review 1. The final exam is open book and open notes. It will be made up of problems similar to those on the previous 3 hour exams. For review, be sure that you can work all of the problems

More information

An Educational Environment for Teaching a Course in Computer Architecture and Organization

An Educational Environment for Teaching a Course in Computer Architecture and Organization An Educational Environment for Teaching a Course in Computer Architecture and Organization Jovan Djordjevic, Aleksandar Milenkovic, Nenad Grbanovic, Miroslav Bojovic Faculty of Electrical Engineering,

More information

Programming for Problem Solving 105A L T P Credit Major Minor Total Time

Programming for Problem Solving 105A L T P Credit Major Minor Total Time ES- Programming for Problem Solving 105A L T P Credit Major Minor Total Time Test Test 3 - - 3 75 25 100 3h Purpose To familiarize the students with the basics of Computer System and C Programming Course

More information

(3 Hours) N.B. (1) Question No. 1 is compulsory. (2) Attempt any four from the remaining six questions. (3) Figures to the right indicate full marks.

(3 Hours) N.B. (1) Question No. 1 is compulsory. (2) Attempt any four from the remaining six questions. (3) Figures to the right indicate full marks. Q. P. Code: 30990 (3 Hours) Total Marks: 0 N.B. (1) Question No. 1 is compulsory. (2) Attempt any four from the remaining six questions. (3) Figures to the right indicate full marks. Q.1 (a) What is flowchart?

More information

Computer Organization

Computer Organization INF 101 Fundamental Information Technology Computer Organization Assistant Prof. Dr. Turgay ĐBRĐKÇĐ Course slides are adapted from slides provided by Addison-Wesley Computing Fundamentals of Information

More information

Name of the Assistant/Associate Professor-KAVITA Subject COMPUTER SCIENCE Lesson Plan Jan 2018 to April January Week 1 st REGISTER

Name of the Assistant/Associate Professor-KAVITA Subject COMPUTER SCIENCE Lesson Plan Jan 2018 to April January Week 1 st REGISTER Name of the Assistant/Associate Professor-KAVITA Subject COMPUTER SCIENCE Lesson Plan Jan 2018 to April 2018 BCA- III BCA- I1 Month Date Day TECHNOLOGY COMPUTER ARCHITECTURE-1 January Week 1 st Jan,1 INTRODUCTION

More information

Managing the development and purchase of information systems (Part 2)

Managing the development and purchase of information systems (Part 2) Managing the development and purchase of information systems (Part 2) (Week 14, Thursday 4/12/2007) BUS3500 - Abdou Illia, Spring 2007 1 LEARNING GOALS Describe alternative systems development methodologies

More information

CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler

More information

EE 3170 Microcontroller Applications

EE 3170 Microcontroller Applications EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline

More information

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering

More information

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE) SEMESTER SYSTEM, 2010-2013 A PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE) CLASS/ SEMESTER Sem-III Sem-IV B. Sc (Elex. Maint) EL-2101 Op-Amp & its Applications EL-2102 Digital Electronics II EL-2103

More information

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034 No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

More information

SAE5C Computer Organization and Architecture. Unit : I - V

SAE5C Computer Organization and Architecture. Unit : I - V SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy

More information

EMBEDDED Systems. Functions. MODULE- 1 C programming with data Structure Introduction to C. Array and String. Control Flow Statements In C

EMBEDDED Systems. Functions. MODULE- 1 C programming with data Structure Introduction to C. Array and String. Control Flow Statements In C EMBEDDED Systems MODULE- 1 C with data Structure Introduction to C Objectives of C Applications of C Relational and logical operators Bit wise operators The assignment statement Intermixing of data types

More information

MAHARSHI DAYANAND UNIVERSITY, ROHTAK Scheme of Examination (Semester System)

MAHARSHI DAYANAND UNIVERSITY, ROHTAK Scheme of Examination (Semester System) MAHARSHI DAYANAND UNIVERSITY, ROHTAK Scheme of Examination (Semester System) B.Sc. Part-I/II/III with Computer Science as a Subject With effect from : 2012-2013 Year Semester Paper Name of the Paper Max.

More information

DBMS Lesson Plan. Name of the faculty: Ms. Kavita. Discipline: CSE. Semester: IV (January-April 2018) Subject: DBMS (CSE 202-F)

DBMS Lesson Plan. Name of the faculty: Ms. Kavita. Discipline: CSE. Semester: IV (January-April 2018) Subject: DBMS (CSE 202-F) DBMS Lesson Plan Name of the faculty: Ms. Kavita Discipline: CSE Semester: IV (January-April 2018) Subject: DBMS (CSE 202-F) Week No Lecture Day Topic (including assignment/test) 1 1 Introduction to Database

More information

SEMESTER SYSTEM, PROPOSED SCHEME FOR B.Sc. (ELECTRONICS), B.Sc. (ELECTRONICS MAINTENANCE)

SEMESTER SYSTEM, PROPOSED SCHEME FOR B.Sc. (ELECTRONICS), B.Sc. (ELECTRONICS MAINTENANCE) SEMESTER SYSTEM, 2008 PROPOSED SCHEME FOR B.Sc. (ELECTRONICS), B.Sc. (ELECTRONICS MAINTENANCE) CLASS/ SEMESTER Sem-III Hons.-> Sem-IV Hons.-> B. Sc (Elex) B. Sc (Elex. Maint) EL-2101 Op-Amp & its Application

More information

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor Course Title Course Code MICROPROCESSOR & ASSEMBLY LANGUAGE PROGRAMMING DEC415 Lecture : Practical: 2 Course Credit Tutorial : 0 Total : 5 Course Learning Outcomes At end of the course, students will be

More information

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

More information

CPSC 121: Models of Computation

CPSC 121: Models of Computation Instructor: Bob Woodham woodham@cs.ubc.ca Department of Computer Science University of British Columbia Lecture Notes 2009/2010, Section 203 Menu March 22, 2010 Topics: A Simple Computer High-level design

More information

Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta

Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta Discipline: Department: Semester: Subject: Data Communication Lesson Plan Duration: 15 weeks ( from July, 2018 to Dec., 2018) **Work load (Lecture

More information

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

More information

END-TERM EXAMINATION

END-TERM EXAMINATION (Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

More information

DEPARTMENT OF COMPUTER AND MATHEMATICAL SCIENCES UNIVERSITI TEKNOLOGI MARA CAWANGAN PULAU PINANG

DEPARTMENT OF COMPUTER AND MATHEMATICAL SCIENCES UNIVERSITI TEKNOLOGI MARA CAWANGAN PULAU PINANG DEPARTMENT OF COMPUTER AND MATHEMATICAL SCIENCES UNIVERSITI TEKNOLOGI MARA CAWANGAN PULAU PINANG PROGRAMME Diploma in Civil Engineering Diploma in Mechanical Engineering COURSE/CODE Fundamentals of Computer

More information

ECE 341 Midterm Exam

ECE 341 Midterm Exam ECE 341 Midterm Exam Time allowed: 90 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (10 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a)

More information

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. 1) Simplify the boolean function using tabulation method. F = (0, 1, 2, 8, 10, 11, 14, 15) List all

More information

QUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture

QUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture UNIT-I 1. Write the basic functional units of computer? (Nov/Dec 2014) 2. What is a bus? What are the different buses in a CPU? 3. Define multiprogramming? 4.List the basic functional units of a computer?

More information

Digital Logic Design Exercises. Assignment 1

Digital Logic Design Exercises. Assignment 1 Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system

More information

Microprocessors/Microcontrollers

Microprocessors/Microcontrollers Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing

More information

BCS Higher Education Qualifications. Level 4 Certificate in IT. Computer Network Technology Syllabus

BCS Higher Education Qualifications. Level 4 Certificate in IT. Computer Network Technology Syllabus BCS Higher Education Qualifications Level 4 Certificate in IT Computer Network Technology Syllabus Version 4.0 December 2016 This is a United Kingdom government regulated qualification which is administered

More information

MicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor

MicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor 1 2 A microprocessor is a single, very-large-scale-integration (VLSI) chip that contains many digital circuits that perform arithmetic, logic, communication, and control functions. When a microprocessor

More information

Introductiontonumbersystem Representationofnumbersystem Conversionmethodsofnumbersystem. Floatingpointrepresentationofnumbers

Introductiontonumbersystem Representationofnumbersystem Conversionmethodsofnumbersystem. Floatingpointrepresentationofnumbers LessonPlan NameoftheAssistantProfessor:MsRITUTHAKRAL Subject:COMPUTERSCIENCE LessonPlan-January208-April208 Sr No Day/Date ClassBScCS ISEM ClassBScCS ISEM Week ProgramminginC(P-) Logicalorganizationofcomputer(P-I)

More information

Class 9 Saturday, Feb 14

Class 9 Saturday, Feb 14 Jahangirabad Institute of technology Er.Amit Kr Pathak Computer System & Programming in C, NCS-201 Semester II, 2016(Odd Sem.) MASTER SCHEDULE [U-1] week 1 Class 1 Monday, Feb 1 Introduction to digital

More information

University of Technology

University of Technology University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 13 Counters Overview Counters are important components in computers The increment or decrement by one

More information

CS303 LOGIC DESIGN FINAL EXAM

CS303 LOGIC DESIGN FINAL EXAM JANUARY 2017. CS303 LOGIC DESIGN FINAL EXAM STUDENT NAME & ID: DATE: Instructions: Examination time: 100 min. Write your name and student number in the space provided above. This examination is closed

More information

B.Sc II Year Computer Science (Optional)

B.Sc II Year Computer Science (Optional) Swami Ramanand Teerth Marathwad University, Nanded B.Sc II Year Computer Science (Optional) (Semester Pattern) ( W.E.F. June 2010) Paper No VI VII Paper Title Digital Electronics & 8085 Microprocessor

More information

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers. Set No. 1 IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks:

More information

Seth Jai Parkash Polytechnic, Damla

Seth Jai Parkash Polytechnic, Damla Seth Jai Parkash Polytechnic, Damla Name of the Faculty: Ms Richa Kharbanda Discipline: Computer Engg. Semester: 4 th Subject: DATA STRUCTURES USING C Lesson Plan Duration: 15 weeks (from January, 2018

More information

Year 10 OCR GCSE Computer Science (9-1)

Year 10 OCR GCSE Computer Science (9-1) 01 4 th September 02 11 th September 03 18 th September Half Term 1 04 25 th September 05 2 nd October 06 9 th October 07 16 th October NA Students on in school Thursday PM and Friday Only Unit 1, Lesson

More information

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory) ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number

More information

Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics

Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics Chapter 4 Objectives Learn the components common to every modern computer system. Chapter 4 MARIE: An Introduction to a Simple Computer Be able to explain how each component contributes to program execution.

More information

R10. II B. Tech I Semester, Supplementary Examinations, May

R10. II B. Tech I Semester, Supplementary Examinations, May SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

More information

ITT Technical Institute. ET2640 Microprocessors and Microcontrollers Onsite and Online Course SYLLABUS

ITT Technical Institute. ET2640 Microprocessors and Microcontrollers Onsite and Online Course SYLLABUS ITT Technical Institute ET2640 Microprocessors and Microcontrollers Onsite and Online Course SYLLABUS Credit hours: 4.5 Contact/Instructional hours: 56 (34 Theory Hours, 22 Lab Hours) Prerequisite(s) and/or

More information

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1

CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)

More information

Final Examination Semester 2 / Year 2005

Final Examination Semester 2 / Year 2005 Southern College Kolej Selatan 南方学院 Final Examination Semester 2 / Year 2005 COURSE : INTRODUCTION TO COMPUTING COURSE CODE : CSEG 1003 TIME : 2 1/2 HOURS DEPARTMENT : ELECTRICAL & ELECTRONIC ENGINEERING

More information

EMBEDDED SYSTEMS COURSE CURRICULUM

EMBEDDED SYSTEMS COURSE CURRICULUM On a Mission to Transform Talent EMBEDDED SYSTEMS COURSE CURRICULUM Table of Contents Module 1: Basic Electronics and PCB Software Overview (Duration: 1 Week)...2 Module 2: Embedded C Programming (Duration:

More information

Sequential Circuit Design: Principle

Sequential Circuit Design: Principle Sequential Circuit Design: Principle Chapter 8 1 Outline 1. Overview on sequential circuits 2. Synchronous circuits 3. Danger of synthesizing asynchronous circuit 4. Inference of basic memory elements

More information

FINALTERM EXAMINATION Fall 2008 CS501- Advance Computer Architecture (Session - 1) Marks: 75

FINALTERM EXAMINATION Fall 2008 CS501- Advance Computer Architecture (Session - 1) Marks: 75 FINALTERM EXAMINATION Fall 2008 CS501- Advance Computer Architecture (Session - 1) Marks: 75 Question No: 1 ( Marks: 1 ) - Please choose one Which one of the following is the memory organization of SRC

More information

Department of Computer Sci.

Department of Computer Sci. Computer Fundamental & MS-Word(paper code - 1.1) B.Sc (C.S.) 1st Year (Sem. 1st) Introduction : Historical evolution of computers, Classification of computers, Block Diagram along its components and characteristics,

More information

High School PLTW Digital Electronics Curriculum

High School PLTW Digital Electronics Curriculum Grade 11th - 12th, 1 Credit Elective Course Prerequisites: College Algebra or College Algebra B or Accelerated Algebra II High School PLTW Digital Electronics Curriculum Course Description: This course

More information

Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1

Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1 Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1 1. Draw and explain 4 bit binary arithmetic or adder circuit diagram. A binary parallel adder is digital function that produces

More information