DVFS Space Exploration in Power-Constrained Processing-in-Memory Systems
|
|
|
- Kory Conley
- 5 years ago
- Views:
Transcription
1 DVFS Space Exploration in Power-Constrained Processing-in-Memory Systems Marko Scrbak and Krishna M. Kavi Computer Systems Research Laboratory Department of Computer Science & Engineering University of North Texas, USA Joseph Greathouse and Nuwan Jayasena AMD Research - Advanced Micro Devices, Inc., USA
2 Introduction End of Dennard scaling Power and thermal challenges for modern processor design Heterogeneous computing and sophisticated DVFS techniques can increase computational efficiency Memory bandwidth becomes a bottleneck 3D-stacked memory, e.g. HMC (Micron), HBM (JEDEC standard) Offer high-bandwidth, lower latency, lower energy/access Place compute logic within 3D-stack: Processing-in-Memory (PIM) Relax off-chip bandwidth requirements Minimize power consumption by reducing excess data movement We show that compute intensive kernels should execute on host bandwidth intensive applications should execute on PIMs. Even for compute intensive kernels, PIMs are preferred in power constrained environments ARCS-2017-Paper-28 2
3 Introduction Possible HPC Node Architecture On-package stacked memory with GPUs (APUs) Off-package board-level memory with PIM Off-package memory accesses are more expensive in terms of latency and energy ARCS-2017-Paper-28 3
4 Introduction PIMs can be implemented using a low leakage processes No need for high performance (high frequency) as the performance improvement would be compensated by exploiting high in-stack bandwidth What type of architecture to use for PIMs? Previously (ARCS-2015) we evaluated 16 ARM cores per stack. Here we evaluate GPUs as PIMs GPUs as PIM Energy efficient, high compute and memory throughput, mature programming models, uniform power dissipation PIMs target memory intensive applications Locality based computing Bandwidth constrained applications Performance gain from high bandwidth and data locality Less compute intensive than the host APU No need for high CU count and high engine frequency More energy efficient than host In this work we evaluate optimal choice between PIMs and Host APUs-- for application kernels ARCS-2017-Paper-28 4
5 Motivation Different power and performance characteristics for PIM and host PIM can compensate for low frequency by exploiting high memory bandwidth Host can run at high frequencies, maximizing performance for compute intensive applications Host has higher leakage Cartoon Example PIM consumes more power at higher frequencies ARCS-2017-Paper-28 5
6 DVFS optimization - example Optimizing for maximum performance, minimum power and minimum ED 2 An Example: minife dotprod matvec waxby HOST 1GHz 1GHz PIM 600MHz MAX PERFORMANCE HOST PIM HOST PIM dotprod matvec waxby 400MHz 400MHz 400MHz MIN POWER dotprod matvec waxby 500MHz 400MHz 500MHz MIN ED2 ARCS-2017-Paper-28 6
7 DVFS optimization - example Optimizing for maximum performance, minimum power and minimum ED 2 An Example: minife dotprod matvec waxby HOST 1GHz 1GHz PIM 600MHz MAX PERFORMANCE We use AMD in-house simulator to gather performance statistics for host and PIM HOST PIM HOST PIM dotprod matvec waxby 400MHz 400MHz 400MHz MIN POWER dotprod matvec waxby 500MHz 400MHz 500MHz MIN ED2 We developed power model for PIM based on host and technology roadmaps Dynamic power DVFS characteristics for host and PIM Leakage power relative difference in leakage power between host and PIM ARCS-2017-Paper-28 6
8 Performance model How do we estimate GPU kernel performance for some future hardware configuration? If we know how the performance scales with (current) HW resources (CUs, memory bandwidth, frequency) then we can estimate the performance using performance scaling curves for a target HW configuration We can create a performance scaling curve by running the kernel on a GPU and change HW configurations (CUs, Mem. Bandwidth, Frequency). The plot is generated by running each kernel on 720 different hardware configurations Using these plots we can obtain performance for other hardware configurations ARCS-2017-Paper-28 7
9 GPU Performance SCALING If we want to know the performance at 40 CUs and 200 GB/s, we can gather performance data on a Base Hardware Configuration (e.g. 20 CUs, 120 GB/s) Start from a Base Hardware Configuration and predict performance for a Target Hardware Configuration (e.g. 40 CUs, 200 GB/s) by following the performance scaling curve for that particular kernel How do we get a performance scaling curve? Run the kernel at all possible HW configurations -> tedious process Use a ML model, trained on known kernel scaling curves
10 Training Set Performance model Kernel 1 Kernel 2 Kernel 3 Kernel 4 Kernel 5 Kernel 6 Collect performance scaling curves for many kernels running on an AMD Workstation class GPU Group similar kernels into clusters using machine learning techniques We can then classify new applications into known clusters Cluster 1 Cluster 2 Cluster 3 And predict performance for new applications ARCS-2017-Paper-28 9
11 Performance model Cluster 1 Performance Counter Values (from base configuration) Machine Learning Classifier?? Cluster 2 1. Train a ML Classifier 2. Use that ML Classifier to match a new kernel to a cluster and get the performance scaling curve for that cluster -> fast compared to running the kernel through 720 different HW configurations! 3. Estimate the performance as explained previously (slide 8)? Cluster 3 ARCS-2017-Paper-28 10
12 Total Power = Dynamic Power + Leakage Power Predicting power is more complex Power model Dynamic power depends on switching activity, which in turn depends on capacitance, threshold voltage and frequency The capacitance depends on V/f scaling factors Technology scaling (14nm or smaller) process high voltage or low voltage threshold devices We use kernels that produce 100% switching activity and then scale for others Static (or leakage power) is primarily based on technology scaling technology processes (high voltage or low voltage threshold devices) We use AMD internal simulations and models for this purpose ARCS-2017-Paper-28 11
13 Power model DYNAMIC POWER Start with a known dynamic power Maximum dynamic power at 100% cac on Hawaii (1000MHz/1.2V) Scale by number of CUs Scale by frequency and voltage (technology dependent) Scale capacitance (technology dependent, going from Hawaii 28nm 14nm = 0.65) Scale by the relative switching activity cac rel = P dynamic Pmax dynamic at a specific hardware point P dynamic = Max. Dyn. P Hawaii CU target CU base f target f base V target V base 2 Cap. Scaling cacrel ARCS-2017-Paper-28 12
14 Power model V/f characteristics The V/f characteristics of PIM and host will depend on the process technology and variation A chip design is built using multiple types of transistors to target different tradeoffs (high-performance vs. low power) HVT High Threshold Voltage causes less power consumption and timing to switch is not optimized. Used to minimize power consumption for power critical functions. LVT Low Threshold Voltage causes more power consumption and switching timing is optimized. Used on the critical path SVT (MVT) Standard Threshold Voltage offers trade-off between HVT and LVT i.e., moderate delay and moderate power consumption. ARCS-2017-Paper-28 13
15 Power model v/f characteristics Typical V/f characteristics of HVT, MVT and LVT transistors ARCS-2017-Paper-28 14
16 Power model We use AMD internal tool/database to get: V/f curves for a 14nm chip similar to Hawaii GPU (high-performance process) Relative difference in leakage power between host and PIM for different VT distributions (HVT/MVT/LVT) We assume same V/f curve for PIM and host but limit the operating frequency of PIM to a lower frequency range PIM will deviate from that curve at higher frequencies Since we can t determine what is the cutoff frequency for PIM we examine the leakage power for different VT distributions ARCS-2017-Paper-28 15
17 Power model v/f characteristics We pick a V/f curve for a 14nm chip similar to Hawaii for a specific type of transistors ARCS-2017-Paper-28 16
18 Power model v/f characteristics We pick a V/f curve for a 14nm chip similar to Hawaii for a specific type of transistors And limit the operating frequencies Host frequency: 600MHz-1000MHz PIM frequency: 400MHz-600MHz ARCS-2017-Paper-28 16
19 Power model v/f characteristics We pick a V/f curve for a 14nm chip similar to Hawaii for a specific type of transistors And limit the operating frequencies Host frequency: 600MHz-1000MHz PIM frequency: 400MHz-600MHz ARCS-2017-Paper-28 16
20 Leakage power We use AMD internal tool/database to get: Relative difference in leakage power between host and PIM for different VT distributions We get leakage for a given type of transistors We use this information to model the relative difference in leakage power and use this as leakage scaling factor between PIM and host ARCS-2017-Paper-28 17
21 Power model Leakage power The curve represents how static power changes with frequency for a circuit built of 50/50 HVT/MVT devices Obtained from AMD tools All the data points are relative leakage power normalized to the highest leakage power (rightmost point) So how do we get the leakage? ARCS-2017-Paper-28 18
22 Power model Leakage power Pick a baseline point and estimate the leakage power at this particular V/f point In our case the baseline point is at 1.2V (at 1200MHz) ARCS-2017-Paper-28 19
23 Power model Leakage power Pick a baseline point and estimate the leakage power at this particular V/f point In our case the baseline point is at 1.2V (at 1200MHz) We need to know the actual leakage power for that V/f point[watts] ARCS-2017-Paper-28 19
24 Power model Leakage power Pick a baseline point and estimate the leakage power at this particular V/f point In our case the baseline point is at 1.2V (at 1200MHz) We need to know the actual leakage power for that V/f point[watts] We will estimate leakage power using well established estimates 30% of the TDP So, we first estimate Dynamic power at maximum switching activity ARCS-2017-Paper-28 19
25 Power model Leakage power Previous designs (and models) show that 30% of TDP as leakage is a good estimate TDP = Max.Dyn.Power + Leakage Calculate Max.Dyn.Power for host at 1.2V/1200MHz 0. 3 P leak = MAX. DYN. POWER We can calculate the maximum dynamic power by using the formula for 100% switching activity (Max.Dyn.Power Hawaii is at 1V/1GHz/32nm; we need 1.2V/1.2GHZ/14nm) 20
26 Power model Leakage power Previous designs (and models) show that 30% of TDP as leakage is a good estimate TDP = Max.Dyn.Power + Leakage Calculate Max.Dyn.Power for host at 1.2V/1200MHz 0. 3 P leak = MAX. DYN. POWER We can calculate the maximum dynamic power by using the formula for 100% switching activity (Max.Dyn.Power Hawaii is at 1V/1GHz/32nm; we need 1.2V/1.2GHZ/14nm) P dynamic = MAX. DYN. POWER Hawaii CU target CU base f target f base V target V base 2 Cap. Scaling cacrel 20
27 Power model Leakage power Baseline point in our case is 250W Scale leakage power relative to the base point for different VT breakdowns ARCS-2017-Paper-28 21
28 Power model Leakage power 250W Baseline point in our case is 250W Scale leakage power relative to the base point for different VT breakdowns ARCS-2017-Paper-28 21
29 Power model Leakage power 250W 105W Baseline point in our case is 250W Scale leakage power relative to the base point for different VT breakdowns ARCS-2017-Paper-28 21
30 Power model Leakage power 250W 105W Baseline point in our case is 250W Scale leakage power relative to the base point for different VT breakdowns 35W ARCS-2017-Paper-28 21
31 Power model Leakage power 250W Baseline point in our case is 250W Scale leakage power relative to the base point for different VT breakdowns 35W 105W Based on the leakage power, we can decide on the processing mix we need to achieve that power goal and the DVFS state to operate ARCS-2017-Paper-28 21
32 Experiments and Results Baseline System PIM + DRAM PIM + DRAM HOST 256 CUs 1 TB/s aggregate bandwidth 600MHz 1000MHz PIM + DRAM Host APU PIM + DRAM PIM 8 x 24CUs = 192 CUs 2 TB/s aggregate bandwidth 400MHz 600MHz PIM + DRAM PIM + DRAM The number of CUs and BW are somewhat constrained by the capabilities of AMD s HLSim PIM + DRAM PIM + DRAM ARCS-2017-Paper-28 22
33 Baseline System PIM + DRAM PIM + DRAM Host and PIM in 14 nm process Host HVT/MVT/LVT 45/55/0 PIM: 95/5/0, 75/25/0, 60/40/0 All of our leakage is assumed to be at some fixed temperature (e.g.100 C) PIM + DRAM PIM + DRAM Host APU PIM + DRAM PIM + DRAM Performance counters collected on Hawaii (28nm) 1000MHz, 1.2V, 1250MHz memory frequency PIM + DRAM PIM + DRAM ARCS-2017-Paper-28 23
34 Leakage power comparison Minimizing leakage power is important as it is the most significant power contributor for bandwidth intensive applications HVT/MVT/LVT ARCS-2017-Paper-28 24
35 Leakage power comparison Minimizing leakage power is important as it is the most significant power contributor for bandwidth intensive applications We can rely on HTV implementation of PIM devices as they will compensate any performance losses by exploiting high bandwidth HVT/MVT/LVT ARCS-2017-Paper-28 24
36 DVFS optimization Adjusting engine frequency (and voltage) to maximize energy efficiency Trying to find optimal placement of kernels (PIM/host) such that we maximize energy efficiency Comparing execution time with power constraints All results are normalized to the best case for each kernel ARCS-2017-Paper-28 25
37 Target = Minimum ED 2 Addition of PIMs to a heterogeneous node architecture can yield high energy efficiency even compared to applications running on host running at lower DVFS states Power will be significantly reduced, at the expense of small performance loss leading to great energy efficiency ARCS-2017-Paper-28 26
38 Target = Minimum ED 2 Addition of PIMs to a heterogeneous node architecture can yield high energy efficiency even compared to applications running on host running at lower DVFS states Power will be significantly reduced, at the expense of small performance loss leading to great energy efficiency PIMs aren't necessarily the most energy-efficient choice for computation in all cases Compute intensive applications like MaxFLops and Nbody favor host (at lower DVFS state) over PIM ARCS-2017-Paper-28 26
39 Target = Minimum ED 2 Addition of PIMs to a heterogeneous node architecture can yield high energy efficiency even compared to applications running on host running at lower DVFS states Power will be significantly reduced, at the expense of small performance loss leading to great energy efficiency PIMs aren't necessarily the most energy-efficient choice for computation in all cases Compute intensive applications like MaxFLops and Nbody favor host (at lower DVFS state) over PIM ARCS-2017-Paper-28 26
40 Maximum performance under power constraint ARCS-2017-Paper-28 27
41 Maximum performance under power constraint A high performance host always consumes 100W and for lower power constraints PIMs can deliver good performance ARCS-2017-Paper-28 27
42 Maximum performance under power constraint A high performance host always consumes 100W and for lower power constraints PIMs can deliver good performance lavamd PIMs outperform host for even at higher power budgets (130W) by running on intermediate DVFS states ARCS-2017-Paper-28 27
43 Maximum performance under power constraint A high performance host always consumes 100W and for lower power constraints PIMs can deliver good performance lavamd PIMs outperform host for even at higher power budgets (130W) by running on intermediate DVFS states PIMs are often a better choice even when host runs at lower DVFS states Application compensate the performance difference by exploiting higher memory bandwidth ARCS-2017-Paper-28 27
44 Co-optimization and DVFS Minimum achievable ED 2 on a hybrid host/pimsystem with DVFS to a host/pim system without DVFS (running on highest DVFS state) and host/pim co-optimization ARCS-2017-Paper-28 28
45 Co-optimization and DVFS Minimum achievable ED 2 on a hybrid host/pimsystem with DVFS to a host/pim system without DVFS (running on highest DVFS state) and host/pim co-optimization By picking the right DVFS state and right hardware to run the kernel we can on average improve energy efficiency by 7x ARCS-2017-Paper-28 28
46 Co-optimization and DVFS Minimum achievable ED 2 on a hybrid host/pimsystem with DVFS to a host/pim system without DVFS (running on highest DVFS state) and host/pim co-optimization By picking the right DVFS state and right hardware to run the kernel we can on average improve energy efficiency by 7x Our findings strengthen the hypothesis of PIMs being a useful heterogeneous platform and show the importance of DVFS as a mean to maximize performance and energy efficiency in HPC systems with PIM ARCS-2017-Paper-28 28
47 CONCLUSION PIM can offer both high performance and low power for memory intensive applications Host maximizes performance for compute bound applications but consumes more power than PIMs Additional power savings can be obtained with lower DVFS states PIMs are more energy efficient compared to host in most cases, even when the host runs at low power DVFS states PIMs can deliver significantly better performance under tight power budgets by exploiting high in-stack bandwidth and compensating performance loss from low power DVFS states ARCS-2017-Paper-28 29
48 Thank you ARCS-2017-Paper-28 30
49 BACKUP SLIDES ARCS-2017-Paper-28 31
50 TARGET = minimum execution TIME B+tree, MaxFlops, MonteCarlo, Nbody all compute bound kernels which tend to favor execution only on host Backprop, MatrixMultiplication, MatrixTranspose, XSBench all bandwidth bound kernels which favor PIM CoMD, GEMM, minife dominated by one type of kernel, other kernels may prefer PIM over host or vice versa Always picking the highest DVFS state maximizing performance ARCS-2017-Paper-28 32
51 TARGET: MINIMUM POWER Always picking PIM and the lowest DVFS states minimum power Even though we get significant power savings when running kernels on PIM, performance will be significantly lower for compute intensive kernels ARCS-2017-Paper-28 33
52 Performance degradation, Target = Minimum POWER ARCS-2017-Paper-28 34
53 Performance degradation, target=min. ed2 ARCS-2017-Paper-28 35
54 Performance model BACKUP 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
55 Performance model BACKUP 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Find 2 points which have the same compute/bandwidth ratio as the target HW Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
56 Performance model BACKUP 40 CUs 240GB/s 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Find 2 points which have the same compute/bandwidth ratio as the target HW 20 CUs 120GB/s Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
57 Performance model BACKUP 40 CUs 240GB/s 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Find 2 points which have the same compute/bandwidth ratio as the target HW Find the slope on which these 2 points lie 20 CUs 120GB/s Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
58 Performance model BACKUP 40 CUs 240GB/s 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Find 2 points which have the same compute/bandwidth ratio as the target HW Find the slope on which these 2 points lie 20 CUs 120GB/s Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
59 Performance model BACKUP 20 CUs 120GB/s 40 CUs 240GB/s 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Find 2 points which have the same compute/bandwidth ratio as the target HW Find the slope on which these 2 points lie Extrapolate (follow the slope) to target HW (60 CUs) Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
60 Performance model BACKUP 20 CUs 120GB/s 40 CUs 240GB/s 60 CUs 360GB/s How do we estimate performance at 164 CUs and 360 GB/s bandwidth? Find 2 points which have the same compute/bandwidth ratio as the target HW Find the slope on which these 2 points lie Extrapolate (follow the slope) to target HW (60 CUs) Assumption: Performance change across the same CU/BW ratio remains the same ARCS-2017-Paper-28 36
61 GPU Performance SCALING ARCS-2017-Paper-28 37
62 GPU Performance SCALING Gather performance & power data at Base Hardware Configuration ARCS-2017-Paper-28 37
63 GPU Performance SCALING Gather performance & power data at Base Hardware Configuration Start from a Base Hardware Configuration and predict performance for a Target Hardware Configuration ARCS-2017-Paper-28 37
64 GPU Performance SCALING Gather performance & power data at Base Hardware Configuration Start from a Base Hardware Configuration and predict performance for a Target Hardware Configuration How does the kernel scale? Ask the ML model! ARCS-2017-Paper-28 37
65 GPU Performance SCALING Gather performance & power data at Base Hardware Configuration Start from a Base Hardware Configuration and predict performance for a Target Hardware Configuration How does the kernel scale? Ask the ML model! ARCS-2017-Paper-28 37
66 Arithmetic Intensity ARCS-2017-Paper-28 38
A new perspective on processing-in-memory architecture design
A new perspective on processing-in-memory architecture design Dong Ping Zhang, Nuwan Jayasena, Alexander Lyashevsky, Joe Greathouse, Mitesh Meswani, Mark Nutter, Mike Ignatowski AMD Research These data
A 50% Lower Power ARM Cortex CPU using DDC Technology with Body Bias. David Kidd August 26, 2013
A 50% Lower Power ARM Cortex CPU using DDC Technology with Body Bias David Kidd August 26, 2013 1 HOTCHIPS 2013 Copyright 2013 SuVolta, Inc. All rights reserved. Agenda DDC transistor and PowerShrink platform
IMPROVING ENERGY EFFICIENCY THROUGH PARALLELIZATION AND VECTORIZATION ON INTEL R CORE TM
IMPROVING ENERGY EFFICIENCY THROUGH PARALLELIZATION AND VECTORIZATION ON INTEL R CORE TM I5 AND I7 PROCESSORS Juan M. Cebrián 1 Lasse Natvig 1 Jan Christian Meyer 2 1 Depart. of Computer and Information
A POWER CHARACTERIZATION AND MANAGEMENT OF GPU GRAPH TRAVERSAL
A POWER CHARACTERIZATION AND MANAGEMENT OF GPU GRAPH TRAVERSAL ADAM MCLAUGHLIN *, INDRANI PAUL, JOSEPH GREATHOUSE, SRILATHA MANNE, AND SUDHKAHAR YALAMANCHILI * * GEORGIA INSTITUTE OF TECHNOLOGY AMD RESEARCH
A2E: Adaptively Aggressive Energy Efficient DVFS Scheduling for Data Intensive Applications
A2E: Adaptively Aggressive Energy Efficient DVFS Scheduling for Data Intensive Applications Li Tan 1, Zizhong Chen 1, Ziliang Zong 2, Rong Ge 3, and Dong Li 4 1 University of California, Riverside 2 Texas
PAGE PLACEMENT STRATEGIES FOR GPUS WITHIN HETEROGENEOUS MEMORY SYSTEMS
PAGE PLACEMENT STRATEGIES FOR GPUS WITHIN HETEROGENEOUS MEMORY SYSTEMS Neha Agarwal* David Nellans Mark Stephenson Mike O Connor Stephen W. Keckler NVIDIA University of Michigan* ASPLOS 2015 EVOLVING GPU
Fundamentals of Quantitative Design and Analysis
Fundamentals of Quantitative Design and Analysis Dr. Jiang Li Adapted from the slides provided by the authors Computer Technology Performance improvements: Improvements in semiconductor technology Feature
GPGPU Performance and Power Estimation Using Machine Learning
GPGPU Performance and Power Estimation Using Machine Learning Gene Wu, Joseph L. Greathouse, Alexander Lyashevsky, Nuwan Jayasena, Derek Chiou Electrical and Computer Engineering The University of Texas
Vdd Programmable and Variation Tolerant FPGA Circuits and Architectures
Vdd Programmable and Variation Tolerant FPGA Circuits and Architectures Prof. Lei He EE Department, UCLA LHE@ee.ucla.edu Partially supported by NSF. Pathway to Power Efficiency and Variation Tolerance
Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1 Computer Technology Performance improvements: Improvements in semiconductor technology
ECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
VISUALIZING THE PACKAGING ROADMAP
IEEE SCV EPS Chapter Meeting 3/13/2019 VISUALIZING THE PACKAGING ROADMAP IVOR BARBER CORPORATE VICE PRESIDENT, PACKAGING AMD IEEE EPS Lunchtime Presentation March 2019 1 2 2 www.cpmt.org/scv 3/27/2019
EECS4201 Computer Architecture
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis These slides are based on the slides provided by the publisher. The slides will be
UNLOCKING BANDWIDTH FOR GPUS IN CC-NUMA SYSTEMS
UNLOCKING BANDWIDTH FOR GPUS IN CC-NUMA SYSTEMS Neha Agarwal* David Nellans Mike O Connor Stephen W. Keckler Thomas F. Wenisch* NVIDIA University of Michigan* (Major part of this work was done when Neha
Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS
Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS Who am I? Education Master of Technology, NTNU, 2007 PhD, NTNU, 2010. Title: «Managing Shared Resources in Chip Multiprocessor Memory
Lecture 1: Introduction
Contemporary Computer Architecture Instruction set architecture Lecture 1: Introduction CprE 581 Computer Systems Architecture, Fall 2016 Reading: Textbook, Ch. 1.1-1.7 Microarchitecture; examples: Pipeline
CPU-GPU Heterogeneous Computing
CPU-GPU Heterogeneous Computing Advanced Seminar "Computer Engineering Winter-Term 2015/16 Steffen Lammel 1 Content Introduction Motivation Characteristics of CPUs and GPUs Heterogeneous Computing Systems
CS/EE 6810: Computer Architecture
CS/EE 6810: Computer Architecture Class format: Most lectures on YouTube *BEFORE* class Use class time for discussions, clarifications, problem-solving, assignments 1 Introduction Background: CS 3810 or
Computer Architecture A Quantitative Approach, Fifth Edition. Chapter 1. Copyright 2012, Elsevier Inc. All rights reserved. Computer Technology
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1 Computer Technology Performance improvements: Improvements in semiconductor technology
Near-Threshold Computing: Reclaiming Moore s Law
1 Near-Threshold Computing: Reclaiming Moore s Law Dr. Ronald G. Dreslinski Research Fellow Ann Arbor 1 1 Motivation 1000000 Transistors (100,000's) 100000 10000 Power (W) Performance (GOPS) Efficiency (GOPS/W)
A Cool Scheduler for Multi-Core Systems Exploiting Program Phases
IEEE TRANSACTIONS ON COMPUTERS, VOL. 63, NO. 5, MAY 2014 1061 A Cool Scheduler for Multi-Core Systems Exploiting Program Phases Zhiming Zhang and J. Morris Chang, Senior Member, IEEE Abstract Rapid growth
Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity. Donghyuk Lee Carnegie Mellon University
Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity Donghyuk Lee Carnegie Mellon University Problem: High DRAM Latency processor stalls: waiting for data main memory high latency Major bottleneck
Multi-Core Microprocessor Chips: Motivation & Challenges
Multi-Core Microprocessor Chips: Motivation & Challenges Dileep Bhandarkar, Ph. D. Architect at Large DEG Architecture & Planning Digital Enterprise Group Intel Corporation October 2005 Copyright 2005
Computer Architecture: Multi-Core Processors: Why? Prof. Onur Mutlu Carnegie Mellon University
Computer Architecture: Multi-Core Processors: Why? Prof. Onur Mutlu Carnegie Mellon University Moore s Law Moore, Cramming more components onto integrated circuits, Electronics, 1965. 2 3 Multi-Core Idea:
Exploiting Core Criticality for Enhanced GPU Performance
Exploiting Core Criticality for Enhanced GPU Performance Adwait Jog, Onur Kayıran, Ashutosh Pattnaik, Mahmut T. Kandemir, Onur Mutlu, Ravishankar Iyer, Chita R. Das. SIGMETRICS 16 Era of Throughput Architectures
Using Dynamic Voltage Frequency Scaling and CPU Pinning for Energy Efficiency in Cloud Compu1ng. Jakub Krzywda Umeå University
Using Dynamic Voltage Frequency Scaling and CPU Pinning for Energy Efficiency in Cloud Compu1ng Jakub Krzywda Umeå University How to use DVFS and CPU Pinning to lower the power consump1on during periods
CSE 291: Mobile Application Processor Design
CSE 291: Mobile Application Processor Design Mobile Application Processors are where the action are The evolution of mobile application processors mirrors that of microprocessors mirrors that of mainframes..
Staged Memory Scheduling
Staged Memory Scheduling Rachata Ausavarungnirun, Kevin Chang, Lavanya Subramanian, Gabriel H. Loh*, Onur Mutlu Carnegie Mellon University, *AMD Research June 12 th 2012 Executive Summary Observation:
High performance, power-efficient DSPs based on the TI C64x
High performance, power-efficient DSPs based on the TI C64x Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner Rice University {sridhar,cavallar,rixner}@rice.edu RICE UNIVERSITY Recent (2003) Research
Microprocessor Trends and Implications for the Future
Microprocessor Trends and Implications for the Future John Mellor-Crummey Department of Computer Science Rice University johnmc@rice.edu COMP 522 Lecture 4 1 September 2016 Context Last two classes: from
Advanced Computer Architecture (CS620)
Advanced Computer Architecture (CS620) Background: Good understanding of computer organization (eg.cs220), basic computer architecture (eg.cs221) and knowledge of probability, statistics and modeling (eg.cs433).
MediaTek CorePilot 2.0. Delivering extreme compute performance with maximum power efficiency
MediaTek CorePilot 2.0 Heterogeneous Computing Technology Delivering extreme compute performance with maximum power efficiency In July 2013, MediaTek delivered the industry s first mobile system on a chip
Design Tradeoffs for Data Deduplication Performance in Backup Workloads
Design Tradeoffs for Data Deduplication Performance in Backup Workloads Min Fu,DanFeng,YuHua,XubinHe, Zuoning Chen *, Wen Xia,YuchengZhang,YujuanTan Huazhong University of Science and Technology Virginia
Energy-Efficiency Prediction of Multithreaded Workloads on Heterogeneous Composite Cores Architectures using Machine Learning Techniques
Energy-Efficiency Prediction of Multithreaded Workloads on Heterogeneous Composite Cores Architectures using Machine Learning Techniques Hossein Sayadi Department of Electrical and Computer Engineering
Emerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation
Emerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation Dr. Li Li Distinguished Engineer June 28, 2016 Outline Evolution of Internet The Promise of Internet
MEASURING AND MODELING ON-CHIP INTERCONNECT POWER ON REAL HARDWARE
MEASURING AND MODELING ON-CHIP INTERCONNECT POWER ON REAL HARDWARE VIGNESH ADHINARAYANAN, INDRANI PAUL, JOSEPH L. GREATHOUSE, WEI HUANG, ASHUTOSH PATTNAIK, WU-CHUN FENG POWER AND ENERGY ARE FIRST-CLASS
Transistors and Wires
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis Part II These slides are based on the slides provided by the publisher. The slides
Advances of parallel computing. Kirill Bogachev May 2016
Advances of parallel computing Kirill Bogachev May 2016 Demands in Simulations Field development relies more and more on static and dynamic modeling of the reservoirs that has come a long way from being
Data Partitioning on Heterogeneous Multicore and Multi-GPU systems Using Functional Performance Models of Data-Parallel Applictions
Data Partitioning on Heterogeneous Multicore and Multi-GPU systems Using Functional Performance Models of Data-Parallel Applictions Ziming Zhong Vladimir Rychkov Alexey Lastovetsky Heterogeneous Computing
Scaling Deep Learning on Multiple In-Memory Processors
Scaling Deep Learning on Multiple In-Memory Processors Lifan Xu, Dong Ping Zhang, and Nuwan Jayasena AMD Research, Advanced Micro Devices, Inc. {lifan.xu, dongping.zhang, nuwan.jayasena}@amd.com ABSTRACT
Unleashing the Power of Embedded DRAM
Copyright 2005 Design And Reuse S.A. All rights reserved. Unleashing the Power of Embedded DRAM by Peter Gillingham, MOSAID Technologies Incorporated Ottawa, Canada Abstract Embedded DRAM technology offers
COL862: Low Power Computing Maximizing Performance Under a Power Cap: A Comparison of Hardware, Software, and Hybrid Techniques
COL862: Low Power Computing Maximizing Performance Under a Power Cap: A Comparison of Hardware, Software, and Hybrid Techniques Authors: Huazhe Zhang and Henry Hoffmann, Published: ASPLOS '16 Proceedings
Centip3De: A 64-Core, 3D Stacked, Near-Threshold System
1 1 1 Centip3De: A 64-Core, 3D Stacked, Near-Threshold System Ronald G. Dreslinski David Fick, Bharan Giridhar, Gyouho Kim, Sangwon Seo, Matthew Fojtik, Sudhir Satpathy, Yoonmyung Lee, Daeyeon Kim, Nurrachman
LECTURE 1. Introduction
LECTURE 1 Introduction CLASSES OF COMPUTERS When we think of a computer, most of us might first think of our laptop or maybe one of the desktop machines frequently used in the Majors Lab. Computers, however,
Five Emerging DRAM Interfaces You Should Know for Your Next Design
Five Emerging DRAM Interfaces You Should Know for Your Next Design By Gopal Raghavan, Cadence Design Systems Producing DRAM chips in commodity volumes and prices to meet the demands of the mobile market
LUMOS. A Framework with Analy1cal Models for Heterogeneous Architectures. Liang Wang, and Kevin Skadron (University of Virginia)
LUMOS A Framework with Analy1cal Models for Heterogeneous Architectures Liang Wang, and Kevin Skadron (University of Virginia) What is LUMOS A set of first- order analy1cal models targe1ng heterogeneous
Master Informatics Eng.
Advanced Architectures Master Informatics Eng. 207/8 A.J.Proença The Roofline Performance Model (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 207/8 AJProença, Advanced Architectures,
Rethinking Last-Level Cache Management for Multicores Operating at Near-Threshold
Rethinking Last-Level Cache Management for Multicores Operating at Near-Threshold Farrukh Hijaz, Omer Khan University of Connecticut Power Efficiency Performance/Watt Multicores enable efficiency Power-performance
GPGPUs in HPC. VILLE TIMONEN Åbo Akademi University CSC
GPGPUs in HPC VILLE TIMONEN Åbo Akademi University 2.11.2010 @ CSC Content Background How do GPUs pull off higher throughput Typical architecture Current situation & the future GPGPU languages A tale of
Computer Systems Research in the Post-Dennard Scaling Era. Emilio G. Cota Candidacy Exam April 30, 2013
Computer Systems Research in the Post-Dennard Scaling Era Emilio G. Cota Candidacy Exam April 30, 2013 Intel 4004, 1971 1 core, no cache 23K 10um transistors Intel Nehalem EX, 2009 8c, 24MB cache 2.3B
ECE 574 Cluster Computing Lecture 23
ECE 574 Cluster Computing Lecture 23 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 1 December 2015 Announcements Project presentations next week There is a final. time. Maybe
Cache/Memory Optimization. - Krishna Parthaje
Cache/Memory Optimization - Krishna Parthaje Hybrid Cache Architecture Replacing SRAM Cache with Future Memory Technology Suji Lee, Jongpil Jung, and Chong-Min Kyung Department of Electrical Engineering,KAIST
Computer Architecture: Multi-Core Processors: Why? Onur Mutlu & Seth Copen Goldstein Carnegie Mellon University 9/11/13
Computer Architecture: Multi-Core Processors: Why? Onur Mutlu & Seth Copen Goldstein Carnegie Mellon University 9/11/13 Moore s Law Moore, Cramming more components onto integrated circuits, Electronics,
Outline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
TDT 4260 lecture 2 spring semester 2015
1 TDT 4260 lecture 2 spring semester 2015 Lasse Natvig, The CARD group Dept. of computer & information science NTNU 2 Lecture overview Chapter 1: Fundamentals of Quantitative Design and Analysis, continued
Hybrid On-chip Data Networks. Gilbert Hendry Keren Bergman. Lightwave Research Lab. Columbia University
Hybrid On-chip Data Networks Gilbert Hendry Keren Bergman Lightwave Research Lab Columbia University Chip-Scale Interconnection Networks Chip multi-processors create need for high performance interconnects
Power Consumption in 65 nm FPGAs
White Paper: Virtex-5 FPGAs R WP246 (v1.2) February 1, 2007 Power Consumption in 65 nm FPGAs By: Derek Curd With the introduction of the Virtex -5 family, Xilinx is once again leading the charge to deliver
BREAKING THE MEMORY WALL
BREAKING THE MEMORY WALL CS433 Fall 2015 Dimitrios Skarlatos OUTLINE Introduction Current Trends in Computer Architecture 3D Die Stacking The memory Wall Conclusion INTRODUCTION Ideal Scaling of power
Workload Prediction for Adaptive Power Scaling Using Deep Learning. Steve Tarsa, Amit Kumar, & HT Kung Harvard, Intel Labs MRL May 29, 2014 ICICDT 14
Workload Prediction for Adaptive Power Scaling Using Deep Learning Steve Tarsa, Amit Kumar, & HT Kung Harvard, Intel Labs MRL May 29, 2014 ICICDT 14 In these slides Machine learning (ML) is applied to
ECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 7 September 2018 Announcements Reminder: The class notes are posted to the website. HW#1 will
Practical Near-Data Processing for In-Memory Analytics Frameworks
Practical Near-Data Processing for In-Memory Analytics Frameworks Mingyu Gao, Grant Ayers, Christos Kozyrakis Stanford University http://mast.stanford.edu PACT Oct 19, 2015 Motivating Trends End of Dennard
Power Measurement Using Performance Counters
Power Measurement Using Performance Counters October 2016 1 Introduction CPU s are based on complementary metal oxide semiconductor technology (CMOS). CMOS technology theoretically only dissipates power
Lecture 1: CS/ECE 3810 Introduction
Lecture 1: CS/ECE 3810 Introduction Today s topics: Why computer organization is important Logistics Modern trends 1 Why Computer Organization 2 Image credits: uber, extremetech, anandtech Why Computer
Sort vs. Hash Join Revisited for Near-Memory Execution. Nooshin Mirzadeh, Onur Kocberber, Babak Falsafi, Boris Grot
Sort vs. Hash Join Revisited for Near-Memory Execution Nooshin Mirzadeh, Onur Kocberber, Babak Falsafi, Boris Grot 1 Near-Memory Processing (NMP) Emerging technology Stacked memory: A logic die w/ a stack
Couture: Tailoring STT-MRAM for Persistent Main Memory. Mustafa M Shihab Jie Zhang Shuwen Gao Joseph Callenes-Sloan Myoungsoo Jung
Couture: Tailoring STT-MRAM for Persistent Main Memory Mustafa M Shihab Jie Zhang Shuwen Gao Joseph Callenes-Sloan Myoungsoo Jung Executive Summary Motivation: DRAM plays an instrumental role in modern
Understanding Reduced-Voltage Operation in Modern DRAM Devices
Understanding Reduced-Voltage Operation in Modern DRAM Devices Experimental Characterization, Analysis, and Mechanisms Kevin Chang A. Giray Yaglikci, Saugata Ghose,Aditya Agrawal *, Niladrish Chatterjee
A task migration algorithm for power management on heterogeneous multicore Manman Peng1, a, Wen Luo1, b
5th International Conference on Advanced Materials and Computer Science (ICAMCS 2016) A task migration algorithm for power management on heterogeneous multicore Manman Peng1, a, Wen Luo1, b 1 School of
Power Solutions for Leading-Edge FPGAs. Vaughn Betz & Paul Ekas
Power Solutions for Leading-Edge FPGAs Vaughn Betz & Paul Ekas Agenda 90 nm Power Overview Stratix II : Power Optimization Without Sacrificing Performance Technical Features & Competitive Results Dynamic
TEMPERATURE MANAGEMENT IN DATA CENTERS: WHY SOME (MIGHT) LIKE IT HOT
TEMPERATURE MANAGEMENT IN DATA CENTERS: WHY SOME (MIGHT) LIKE IT HOT Nosayba El-Sayed, Ioan Stefanovici, George Amvrosiadis, Andy A. Hwang, Bianca Schroeder {nosayba, ioan, gamvrosi, hwang, bianca}@cs.toronto.edu
Lecture 1: Gentle Introduction to GPUs
CSCI-GA.3033-004 Graphics Processing Units (GPUs): Architecture and Programming Lecture 1: Gentle Introduction to GPUs Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com Who Am I? Mohamed
NoC Round Table / ESA Sep Asynchronous Three Dimensional Networks on. on Chip. Abbas Sheibanyrad
NoC Round Table / ESA Sep. 2009 Asynchronous Three Dimensional Networks on on Chip Frédéric ric PétrotP Outline Three Dimensional Integration Clock Distribution and GALS Paradigm Contribution of the Third
SOFTWARE-DEFINED MEMORY HIERARCHIES: SCALABILITY AND QOS IN THOUSAND-CORE SYSTEMS
SOFTWARE-DEFINED MEMORY HIERARCHIES: SCALABILITY AND QOS IN THOUSAND-CORE SYSTEMS DANIEL SANCHEZ MIT CSAIL IAP MEETING MAY 21, 2013 Research Agenda Lack of technology progress Moore s Law still alive Power
Energy-centric DVFS Controlling Method for Multi-core Platforms
Energy-centric DVFS Controlling Method for Multi-core Platforms Shin-gyu Kim, Chanho Choi, Hyeonsang Eom, Heon Y. Yeom Seoul National University, Korea MuCoCoS 2012 Salt Lake City, Utah Abstract Goal To
Addendum to Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches
Addendum to Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches Gabriel H. Loh Mark D. Hill AMD Research Department of Computer Sciences Advanced Micro Devices, Inc. gabe.loh@amd.com
Comparing Memory Systems for Chip Multiprocessors
Comparing Memory Systems for Chip Multiprocessors Jacob Leverich Hideho Arakida, Alex Solomatnikov, Amin Firoozshahian, Mark Horowitz, Christos Kozyrakis Computer Systems Laboratory Stanford University
Efficient Hardware Acceleration on SoC- FPGA using OpenCL
Efficient Hardware Acceleration on SoC- FPGA using OpenCL Advisor : Dr. Benjamin Carrion Schafer Susmitha Gogineni 30 th August 17 Presentation Overview 1.Objective & Motivation 2.Configurable SoC -FPGA
2. Link and Memory Architectures and Technologies
2. Link and Memory Architectures and Technologies 2.1 Links, Thruput/Buffering, Multi-Access Ovrhds 2.2 Memories: On-chip / Off-chip SRAM, DRAM 2.A Appendix: Elastic Buffers for Cross-Clock Commun. Manolis
Addressing the Memory Wall
Lecture 26: Addressing the Memory Wall Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2015 Tunes Cage the Elephant Back Against the Wall (Cage the Elephant) This song is for the
GPUs and GPGPUs. Greg Blanton John T. Lubia
GPUs and GPGPUs Greg Blanton John T. Lubia PROCESSOR ARCHITECTURAL ROADMAP Design CPU Optimized for sequential performance ILP increasingly difficult to extract from instruction stream Control hardware
Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
Hardware and Software solutions for scaling highly threaded processors. Denis Sheahan Distinguished Engineer Sun Microsystems Inc.
Hardware and Software solutions for scaling highly threaded processors Denis Sheahan Distinguished Engineer Sun Microsystems Inc. Agenda Chip Multi-threaded concepts Lessons learned from 6 years of CMT
HP-DAEMON: High Performance Distributed Adaptive Energy-efficient Matrix-multiplicatiON
HP-DAEMON: High Performance Distributed Adaptive Energy-efficient Matrix-multiplicatiON Li Tan 1, Longxiang Chen 1, Zizhong Chen 1, Ziliang Zong 2, Rong Ge 3, and Dong Li 4 1 University of California,
Fundamentals of Computer Design
CS359: Computer Architecture Fundamentals of Computer Design Yanyan Shen Department of Computer Science and Engineering 1 Defining Computer Architecture Agenda Introduction Classes of Computers 1.3 Defining
Towards Energy-Proportional Datacenter Memory with Mobile DRAM
Towards Energy-Proportional Datacenter Memory with Mobile DRAM Krishna Malladi 1 Frank Nothaft 1 Karthika Periyathambi Benjamin Lee 2 Christos Kozyrakis 1 Mark Horowitz 1 Stanford University 1 Duke University
3D TECHNOLOGIES: SOME PERSPECTIVES FOR MEMORY INTERCONNECT AND CONTROLLER
3D TECHNOLOGIES: SOME PERSPECTIVES FOR MEMORY INTERCONNECT AND CONTROLLER CODES+ISSS: Special session on memory controllers Taipei, October 10 th 2011 Denis Dutoit, Fabien Clermidy, Pascal Vivet {denis.dutoit@cea.fr}
Power-Aware Scheduling of Virtual Machines in DVFS-enabled Clusters
Power-Aware Scheduling of Virtual Machines in DVFS-enabled Clusters Gregor von Laszewski, Lizhe Wang, Andrew J. Younge, Xi He Service Oriented Cyberinfrastructure Lab Rochester Institute of Technology,
The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 350):
The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 350): Motivation for The Memory Hierarchy: { CPU/Memory Performance Gap The Principle Of Locality Cache $$$$$ Cache Basics:
POWER MANAGEMENT AND ENERGY EFFICIENCY
POWER MANAGEMENT AND ENERGY EFFICIENCY * Adopted Power Management for Embedded Systems, Minsoo Ryu 2017 Operating Systems Design Euiseong Seo (euiseong@skku.edu) Need for Power Management Power consumption
Dynamic GPGPU Power Management Using Adaptive Model Predictive Control
Dynamic GPGPU Power Management Using Adaptive Model Predictive Control Abhinandan Majumdar Leonardo Piga Indrani Paul Joseph L. Greathouse Wei Huang David H. Albonesi Computer System Laboratory, Cornell
Gigascale Integration Design Challenges & Opportunities. Shekhar Borkar Circuit Research, Intel Labs October 24, 2004
Gigascale Integration Design Challenges & Opportunities Shekhar Borkar Circuit Research, Intel Labs October 24, 2004 Outline CMOS technology challenges Technology, circuit and μarchitecture solutions Integration
Negotiating the Maze Getting the most out of memory systems today and tomorrow. Robert Kaye
Negotiating the Maze Getting the most out of memory systems today and tomorrow Robert Kaye 1 System on Chip Memory Systems Systems use external memory Large address space Low cost-per-bit Large interface
Overview. Idea: Reduce CPU clock frequency This idea is well suited specifically for visualization
Exploring Tradeoffs Between Power and Performance for a Scientific Visualization Algorithm Stephanie Labasan & Matt Larsen (University of Oregon), Hank Childs (Lawrence Berkeley National Laboratory) 26
Multilevel Memories. Joel Emer Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology
1 Multilevel Memories Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology Based on the material prepared by Krste Asanovic and Arvind CPU-Memory Bottleneck 6.823
Virtualized and Flexible ECC for Main Memory
Virtualized and Flexible ECC for Main Memory Doe Hyun Yoon and Mattan Erez Dept. Electrical and Computer Engineering The University of Texas at Austin ASPLOS 2010 1 Memory Error Protection Applying ECC
Chapter 5B. Large and Fast: Exploiting Memory Hierarchy
Chapter 5B Large and Fast: Exploiting Memory Hierarchy One Transistor Dynamic RAM 1-T DRAM Cell word access transistor V REF TiN top electrode (V REF ) Ta 2 O 5 dielectric bit Storage capacitor (FET gate,
CS Project Report
CS7960 - Project Report Kshitij Sudan kshitij@cs.utah.edu 1 Introduction With the growth in services provided over the Internet, the amount of data processing required has grown tremendously. To satisfy
ECE 8823: GPU Architectures. Objectives
ECE 8823: GPU Architectures Introduction 1 Objectives Distinguishing features of GPUs vs. CPUs Major drivers in the evolution of general purpose GPUs (GPGPUs) 2 1 Chapter 1 Chapter 2: 2.2, 2.3 Reading
Database Systems II. Secondary Storage
Database Systems II Secondary Storage CMPT 454, Simon Fraser University, Fall 2009, Martin Ester 29 The Memory Hierarchy Swapping, Main-memory DBMS s Tertiary Storage: Tape, Network Backup 3,200 MB/s (DDR-SDRAM
On GPU Bus Power Reduction with 3D IC Technologies
On GPU Bus Power Reduction with 3D Technologies Young-Joon Lee and Sung Kyu Lim School of ECE, Georgia Institute of Technology, Atlanta, Georgia, USA yjlee@gatech.edu, limsk@ece.gatech.edu Abstract The
INTERFERENCE FROM GPU SYSTEM SERVICE REQUESTS
INTERFERENCE FROM GPU SYSTEM SERVICE REQUESTS ARKAPRAVA BASU, JOSEPH L. GREATHOUSE, GURU VENKATARAMANI, JÁN VESELÝ AMD RESEARCH, ADVANCED MICRO DEVICES, INC. MODERN SYSTEMS ARE POWERED BY HETEROGENEITY