Exhibit A Preliminary Claim Constructions and Extrinsic Evidence

Size: px
Start display at page:

Download "Exhibit A Preliminary Claim Constructions and Extrinsic Evidence"

Transcription

1 Jointly Proposed Claim Construction Terms Exhibit A Preliminary Claim Constructions and Extrinsic Evidence Claim Term Proposed Construction(s) Extrinsic Evidence 1. fast-path processing / slow-path processing Fast-path: the protocol stack of the host computer performs little or no network layer or transport layer processing Slow-path: No construction necessary 2. context [for communication] data regarding an active connection Context: the set of circumstances or facts that surround a particular event, situation, etc. 1 Context: the circumstances in which an event occurs flow key an identifier for a connection 02/11/2011 Boucher Tr. (Patent Interference No. 105,775), 63:23-65:17. 2/10/2011 Boucher Dep. Tr. 99: Key: In databases, a unique value that is used to identify a data record. 1 Random House Webster s College Dictionary, 2nd ed. (1999). 2 The American Heritage Dictionary, 3rd ed. (1994) INTEL Ex

2 Claim Term Proposed Construction(s) Extrinsic Evidence Synonymous with primary key. 3 Key: In database management, an identifier for a record or group of records in a datafile. 4 Key: a group of characters that identifies a record in a database or other computer file database / flow database collection of organized data Database: A collection of organized, related data, esp. one in electronic form that can be accessed and manipulated by specialized computer software. 6 Database: A collection of related information about a subject organized in a useful manner that provides a base or foundation for procedures, such as retrieving information, drawing conclusions, and making decisions. Any collection of information that servers these purposes qualifies as a database, even if the information isn t stored on a computer. In fact, important predecessors of today s sophisticated business database systems were files kept on index cards and stored in file cabinets. Information usually is divided into data records, each with one or more data fields. 7 3 Webster s New World Dictionary of Computer Terms, 8th ed. (2000). 4 Microsoft Computer Dictionary, 4th ed. (1999). 5 Random House Webster s College Dictionary, 2nd ed. (1999). 6 Random House Webster s College Dictionary, 2nd ed. (1999). 7 Webster s New World Dictionary of Computer Terms, 8th ed. (2000) INTEL Ex

3 Terms Proposed By Plaintiff Claim Term Proposed Construction(s) Extrinsic Evidence a single contiguous block or several associated blocks of memory in the computer 5. a destination [] in the memory of the computer 6. operation code status data Destination: 1. the place to which a person or thing travels or is sent. 2. The purpose for which something is destined. 8 Destination: The record, file, document, or disk to which information is copied or moved, as opposed to the source. 9 Destination: The location (drive, folder, or directory) to which a file is copied or moved. Compare source (definition 1). 10 Word: The native unit of storage on a particular machine. A word is the largest amount of data that can be handled by the microprocessor in one operation and is also, as a rule, the width of the main data bus. Word sizes of 16 bits and 32 bits are the most common. 11 Word: A unit of information composed of characters, bits, or bytes that s treated as an entity and that can be stored in one location network interface device A device that allows a computer to go 8 Random House Webster s College Dictionary, 2nd ed. (1999) 9 Webster s New World Dictionary of Computer Terms, 8th ed. (2000) 10 Microsoft Computer Dictionary, 4th ed. (1999) 11 Microsoft Computer Dictionary, 4th ed. (1999). 12 Webster s New World Dictionary of Computer Terms, 8th ed. (2000) INTEL Ex

4 Claim Term Proposed Construction(s) Extrinsic Evidence online Network interface card: An expansion card or other device used to provide network access to a computer or other device, such as a printer. Network interface cards mediate between the computer and the physical media, such as cabling, over which transmissions travel. 13 Network interface card: See NIC. 14 NIC: Acronym for network interface card. An adapter that lets you connect a network cable to a microcomputer. The card includes encoding and decoding circuitry and a receptacle for a network cable connection. 15 network interface controller: A communication device which permits the connection of information processing devices to a network Microsoft Computer Dictionary, 4th ed. (1999). 14 Webster s New World Dictionary of Computer Terms, 8th ed. (2000). 15 Webster s New World Dictionary of Computer Terms, 8th ed. (2000). 16 IEEE Standard Glossary of Computer Networking Terminology (1995) INTEL Ex

5 Terms Proposed By Defendants Claim Term Proposed Construction(s) Extrinsic Evidence 8. prepending / prepended No construction necessary 9. status information No construction necessary 10. substantially no network layer or transport layer processing / significant network layer or significant transport layer processing No construction necessary 11. destination No construction necessary 17 Destination: 1. the place to which a person or thing travels or is sent. 2. The purpose for which something is destined. 18 Destination: The record, file, document, or disk to which information is copied or moved, as opposed to the source. 19 Destination: The location (drive, folder, or directory) to which a file is copied or moved. Compare source (definition 1) Should Defendants seek unnecessary judicial review of the term, Plaintiff reserves the right to rely on the provided extrinsic evidence. 18 Random House Webster s College Dictionary, 2nd ed. (1999) 19 Webster s New World Dictionary of Computer Terms, 8th ed. (2000) 20 Microsoft Computer Dictionary, 4th ed. (1999) INTEL Ex

6 Claim Term Proposed Construction(s) Extrinsic Evidence 12. substantially contiguous No construction necessary manner 13. without an interrupt dividing No construction necessary. 21 Interrupt: A hardware or software signal that temporarily stops program execution in a computer so that another procedure can be carried out. 22 Interrupt: A signal to the microprocessor indicating that an event has occurred that requires its attention. Processing is halted momentarily so that input/output or other operations can take place. When the operation is finished, processing resumes. 23 Interrupt: A signal from a device to a computer s processor requesting attention from the processor. When the processor receives an interrupt, it suspends its current operations, saves the status of its work, and transfers control to a special routine known as an interrupt handler, which contains the instructions for dealing with the particular situation that caused the interrupt. Interrupts can be generated by various hardware devices to request service or report problems, or by the processor itself in response to program errors or requests for operating-system services. Interrupts are the processor s way of communicating with the other elements that make up a computer system. A hierarchy of interrupt priorities determines which interrupt request will be handled first if more than one request is made. A 21 Should Defendants seek unnecessary judicial review of the term, Plaintiff reserves the right to rely on the provided extrinsic evidence. 22 Random House Webster s College Dictionary, 2nd ed. (1999) 23 Webster s New World Dictionary of Computer Terms, 8th ed. (2000) INTEL Ex

7 Claim Term Proposed Construction(s) Extrinsic Evidence program can temporarily disable some interrupts if it needs the full attention of the processor to complete a particular task re-assembly buffer No construction necessary 24 Microsoft Computer Dictionary, 4th ed. (1999) INTEL Ex

8 Terms Defendants Allege Are Indefinite And/ Or Governed By 112(6) 15. Flow re-assembler No construction necessary. 16. packet batching module No construction necessary. 17. traffic classifier No construction necessary. 25 Traffic: The messages sent and received over a communication channel. 26 Traffic: Bellcore s definition: A flow of attempts, calls, and messages. My definition: The amount of activity during a given period of time over a circuit, line or group of lines, or the number of messages handled by a communications switch. There are many measures of traffic. Typically it s so many minutes of voice conversation, or so many bits of data conversation. Note that Bellcore includes attempts in its definition of traffic. I don't. The decision is yours. But you should be aware of what you include in your calculations. 27 Traffic: Messages that are transmitted and received over a communication channel. 28 Prioritization of Network Traffic 25 Should Defendants seek unnecessary judicial review of the term, Plaintiff reserves the right to rely on the provided extrinsic evidence. 26 Modern Dictionary of Electronics, 6th ed. (1997). 27 Newton s Telecom Dictionary, 16th ed. (2000). 28 IEEE Standard Glossary of Computer Networking Terminology (1995) INTEL Ex

9 Prioritization can be explained as follows: implement some method to get important packets through a network when the network is congested and delay unimportant packets until later. Important packets are generally classified as delay-sensitive traffic such as that generated by live videoconferencing, voice calls, mission-critical transaction processing, remote monitoring, and collaborative computing (in which people work in real time on their computer screens across networks). Unimportant packets may include packets carrying electronic mail or packets downloaded from Internet Web sites by freeloading users. 29 See also Gupta, Sanjay et al., Traffic classification and scheduling in ATM networks (1993). See also Kubbar, Osama et al., Traffic Classification and Resource Allocation in ATM Networks (1996) 18. flow database manager No construction necessary [beyond proposal for database ] 30 Database: A collection of organized, related data, esp. one in electronic form that can be accessed and manipulated by specialized computer software. 31 Database: A collection of related information about a subject organized in a useful manner that provides a base or foundation for procedures, such as retrieving information, drawing conclusions, and making decisions. Any collection of information that servers these purposes qualifies as a database, even if the information isn t stored 29 Encyclopedia of Networking (1998). 30 Should Defendants seek unnecessary judicial review of the term, Plaintiff reserves the right to rely on the provided extrinsic evidence. 31 Random House Webster s College Dictionary, 2nd ed. (1999) INTEL Ex

10 on a computer. In fact, important predecessors of today s sophisticated business database systems were files kept on index cards and stored in file cabinets. Information usually is divided into data records, each with one or more data fields. 32 Database management: Tasks related to creating, maintaining, organizing, and retrieving information from a database. See data manipulation flow manager No construction necessary. 34 Traffic: The messages sent and received over a communication channel. 35 Traffic: Bellcore s definition: A flow of attempts, calls, and messages. My definition: The amount of activity during a given period of time over a circuit, line or group of lines, or the number of messages handled by a communications switch. There are many measures of traffic. Typically it s so many minutes of voice conversation, or so many bits of data conversation. Note that Bellcore includes attempts in its definition of traffic. I don't. The decision is yours. But you should be aware of what you include in your calculations Webster s New World Dictionary of Computer Terms, 8th ed. (2000). 33 Webster s New World Dictionary of Computer Terms, 8th ed. (2000). 34 Should Defendants seek unnecessary judicial review of the term, Plaintiff reserves the right to rely on the provided extrinsic evidence. 35 Modern Dictionary of Electronics, 6th ed. (1997). 36 Newton s Telecom Dictionary, 16th ed. (2000) INTEL Ex

11 Traffic: Messages that are transmitted and received over a communication channel. 37 Prioritization of Network Traffic Prioritization can be explained as follows: implement some method to get important packets through a network when the network is congested and delay unimportant packets until later. Important packets are generally classified as delay-sensitive traffic such as that generated by live videoconferencing, voice calls, mission-critical transaction processing, remote monitoring, and collaborative computing (in which people work in real time on their computer screens across networks). Unimportant packets may include packets carrying electronic mail or packets downloaded from Internet Web sites by freeloading users. 38 See also Gupta, Sanjay et al., Traffic classification and scheduling in ATM networks (1993). See also Kubbar, Osama et al., Traffic Classification and Resource Allocation in ATM Networks (1996) 20. re-assembler No construction necessary. 21. means for receiving, by the network interface device from the computer, a command to transmit data from the computer to the No construction necessary [beyond proposal for network interface device ] Not subject to 112(6) 37 IEEE Standard Glossary of Computer Networking Terminology (1995). 38 Encyclopedia of Networking (1998) INTEL Ex

12 network 22. means for sending, by the network interface device to the network, data corresponding to the command, including means for prepending a transport layer header to at least some of the data 23. means for sending, by the network interface device to the computer, an indication that the data has been sent from the network interface device to the network, prior to receiving, by the network interface device from the network, an acknowledgement (ACK) that the data has been received. 24. means, coupled to the host computer, for receiving from outside the apparatus a response to an ISCSI read request command and for fastpath processing a portion of the response to the ISCSI read request command, the portion including data, the portion No construction necessary [beyond proposal network interface device ] Not subject to 112(6) No construction necessary [beyond proposal for network interface device ] Not subject to 112(6) Subject to 112(6) Function: receiving from outside the apparatus a response to an ISCSI read request command and for fast-path processing a portion of the response to the ISCSI read request command, the portion including data, the portion being fast-path processed such that the data is placed into INTEL Ex

13 the destination memory on the host computer without the protocol stack of the host computer doing significant network layer or significant transport layer processing, the means also being for receiving a subsequent portion of the response to the ISCSI read request command and for slow-path processing the subsequent portion such that the protocol stack of the host computer does network layer and transport layer processing on the subsequent portion being fast-path processed such that the data is placed into the destination memory on the host computer without the protocol stack of the host computer doing significant network layer or significant transport layer processing, the means also being for receiving a subsequent portion of the response to the ISCSI read request command and for slow-path processing the subsequent portion such that the protocol stack of the host computer does network layer and transport layer processing on the subsequent portion Structure: A network interface device [as proposed] and equivalents thereof 25. first mechanism / second mechanism No construction necessary Not subject to 112(6) To the extent the Court determines otherwise: Function (1: first mechanism ): processing the packets by a first so that for each packet the network layer header and the transport layer header are validated without an interrupt dividing the processing of the network layer header INTEL Ex

14 and the transport layer header Structure (1: first mechanism ): A network interface device [as proposed] and equivalents thereof Function (17: first mechanism ): providing a block of data and a Transmission Control Protocol (TCP) connection Structure (17: first mechanism ): a host CPU operating a TCP protocol stack, as detailed in, e.g., 241 patent, 7:42-58; 17:20-36; Fig. 11; and equivalents thereof. Function (17: second mechanism ): dividing the block of data into multiple segments. Structure (17: second mechanism ): A network interface device [as proposed] and equivalents thereof Function (17: second mechanism ): prepending an outbound packet header to each of the segments, thereby forming an outbound packet corresponding to each segment, the outbound packet header containing an outbound media access control layer header, an outbound Internet Protocol (IP) header and an outbound INTEL Ex

15 TCP header, wherein the prepending of each outbound packet header occurs without an interrupt dividing the prepending of the outbound media access control layer header, the outbound (IP) header and the outbound TCP header. Structure (17: second mechanism ): A network interface device [as proposed] and equivalents thereof 26. first apparatus / second apparatus[es] 27. communication processing mechanism No construction necessary Not subject to 112(6). No construction necessary 39 Not subject to 112(6). To the extent the Court determines otherwise: Function: running instructions to process a message packet such that the context is employed to transfer data contained in said packet to the first apparatus memory and the TCP state information is updated communications processor: A computer that performs protocol (terminates one or more protocols layers) or network management functions Should Defendants seek unnecessary judicial review of the term, Plaintiff reserves the right to rely on the provided extrinsic evidence. 40 IEEE Standard Glossary of Computer Networking Terminology (1995) INTEL Ex

16 Structure: A network interface device [as proposed] and equivalents thereof INTEL Ex

Case 1:14-cv UNA Document 1 Filed 01/03/14 Page 1 of 49 PageID #: 1 IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

Case 1:14-cv UNA Document 1 Filed 01/03/14 Page 1 of 49 PageID #: 1 IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE Case 1:14-cv-00004-UNA Document 1 Filed 01/03/14 Page 1 of 49 PageID #: 1 IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE MPHJ TECHNOLOGY INVESTMENTS, LLC, v. DILLARD S, INC., Plaintiff,

More information

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1 US 2003.0179755A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2003/0179755A1 Fraser (43) Pub. Date: Sep. 25, 2003 (54) SYSTEM AND METHOD FOR HANDLING Publication Classification

More information

CSCD 433/533 Advanced Networks

CSCD 433/533 Advanced Networks CSCD 433/533 Advanced Networks Lecture 2 Network Review Winter 2017 Reading: Chapter 1 1 Topics Network Topics Some Review from CSCD330 Applications Common Services Architecture OSI Model AS and Routing

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information

CS401 - Computer Architecture and Assembly Language Programming Glossary By

CS401 - Computer Architecture and Assembly Language Programming Glossary By CS401 - Computer Architecture and Assembly Language Programming Glossary By absolute address : A virtual (not physical) address within the process address space that is computed as an absolute number.

More information

Part I Overview Chapter 1: Introduction

Part I Overview Chapter 1: Introduction Part I Overview Chapter 1: Introduction Fall 2010 1 What is an Operating System? A computer system can be roughly divided into the hardware, the operating system, the application i programs, and dthe users.

More information

Hardware OS & OS- Application interface

Hardware OS & OS- Application interface CS 4410 Operating Systems Hardware OS & OS- Application interface Summer 2013 Cornell University 1 Today How my device becomes useful for the user? HW-OS interface Device controller Device driver Interrupts

More information

OPERATING SYSTEM. Functions of Operating System:

OPERATING SYSTEM. Functions of Operating System: OPERATING SYSTEM Introduction: An operating system (commonly abbreviated to either OS or O/S) is an interface between hardware and user. OS is responsible for the management and coordination of activities

More information

STANDARD I/O INTERFACES

STANDARD I/O INTERFACES STANDARD I/O INTERFACES The processor bus is the bus defied by the signals on the processor chip itself. Devices that require a very high-speed connection to the processor, such as the main memory, may

More information

INPUT-OUTPUT ORGANIZATION

INPUT-OUTPUT ORGANIZATION INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides

More information

INPUT/OUTPUT ORGANIZATION

INPUT/OUTPUT ORGANIZATION INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and

More information

With regard to operating systems the kernel consists of the most frequently used functions in the operating system and it kept in main memory.

With regard to operating systems the kernel consists of the most frequently used functions in the operating system and it kept in main memory. CS 320 Ch 8 Operating Systems An operating system controls execution of applications and acts as an interface between the user and the computer. A typical OS provides the following services: Program Creation

More information

Computer Organization ECE514. Chapter 5 Input/Output (9hrs)

Computer Organization ECE514. Chapter 5 Input/Output (9hrs) Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge

More information

Wide area networks: packet switching and congestion

Wide area networks: packet switching and congestion Wide area networks: packet switching and congestion Packet switching ATM and Frame Relay Congestion Circuit and Packet Switching Circuit switching designed for voice Resources dedicated to a particular

More information

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. 1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and

More information

Today: I/O Systems. Architecture of I/O Systems

Today: I/O Systems. Architecture of I/O Systems Today: I/O Systems How does I/O hardware influence the OS? What I/O services does the OS provide? How does the OS implement those services? How can the OS improve the performance of I/O? Lecture 20, page

More information

Unit 2 : Computer and Operating System Structure

Unit 2 : Computer and Operating System Structure Unit 2 : Computer and Operating System Structure Lesson 1 : Interrupts and I/O Structure 1.1. Learning Objectives On completion of this lesson you will know : what interrupt is the causes of occurring

More information

Lecture 21. Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov.

Lecture 21. Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov. Lecture 21 Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov. 7 http://money.cnn.com/2011/11/07/technology/juniper_internet_outage/

More information

Microprocessor Architecture. mywbut.com 1

Microprocessor Architecture. mywbut.com 1 Microprocessor Architecture mywbut.com 1 Microprocessor Architecture The microprocessor can be programmed to perform functions on given data by writing specific instructions into its memory. The microprocessor

More information

Lecture (05) Network interface Layer media & switching II

Lecture (05) Network interface Layer media & switching II Lecture (05) Network interface Layer media & switching II By: ElShafee ١ Agenda Circuit switching technology (cont,..) Packet switching technique Telephone network ٢ Circuit switching technology (cont,..)

More information

Introduction to Open System Interconnection Reference Model

Introduction to Open System Interconnection Reference Model Chapter 5 Introduction to OSI Reference Model 1 Chapter 5 Introduction to Open System Interconnection Reference Model Introduction The Open Systems Interconnection (OSI) model is a reference tool for understanding

More information

RECOMMENDATION ITU-R BS.776 * Format for user data channel of the digital audio interface **

RECOMMENDATION ITU-R BS.776 * Format for user data channel of the digital audio interface ** Rec. ITU-R BS.776 1 RECOMMENDATION ITU-R BS.776 * Format for user data channel of the digital audio interface ** The ITU Radiocommunication Assembly considering (1992) a) that there is a real need for

More information

Basics (cont.) Characteristics of data communication technologies OSI-Model

Basics (cont.) Characteristics of data communication technologies OSI-Model 48 Basics (cont.) Characteristics of data communication technologies OSI-Model Topologies Packet switching / Circuit switching Medium Access Control (MAC) mechanisms Coding Quality of Service (QoS) 49

More information

Chapter 10. Circuits Switching and Packet Switching 10-1

Chapter 10. Circuits Switching and Packet Switching 10-1 Chapter 10 Circuits Switching and Packet Switching 10-1 Content Switched communication networks Circuit switching networks Circuit-switching concepts Packet-switching principles X.25 (mentioned but not

More information

INPUT/OUTPUT ORGANIZATION

INPUT/OUTPUT ORGANIZATION INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and

More information

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In

More information

Last 2 Classes: Introduction to Operating Systems & C++ tutorial. Today: OS and Computer Architecture

Last 2 Classes: Introduction to Operating Systems & C++ tutorial. Today: OS and Computer Architecture Last 2 Classes: Introduction to Operating Systems & C++ tutorial User apps OS Virtual machine interface hardware physical machine interface An operating system is the interface between the user and the

More information

Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT

Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT Eastern Mediterranean University School of Computing and Technology ITEC255 Computer Organization & Architecture INPUT / OUTPUT Introduction Computer system s I/O architecture is its interface to outside

More information

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,

More information

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture 168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU

More information

Top-Level View of Computer Organization

Top-Level View of Computer Organization Top-Level View of Computer Organization Bởi: Hoang Lan Nguyen Computer Component Contemporary computer designs are based on concepts developed by John von Neumann at the Institute for Advanced Studies

More information

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of

More information

A DESIGN FOR A MULTIPLE USER MULTIPROCESSING SYSTEM

A DESIGN FOR A MULTIPLE USER MULTIPROCESSING SYSTEM A DESIGN FOR A MULTIPLE USER MULTIPROCESSING SYSTEM James D. McCullough Kermith H. Speierman and Frank W. Zurcher Burroughs Corporation Paoli, Pennsylvania INTRODUCTION The B8500 system is designed to

More information

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.

machine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result. Central Processing Unit (CPU) A processor is also called the CPU, and it works hand in hand with other circuits known as main memory to carry out processing. The CPU is the "brain" of the computer; it

More information

The Network Layer and Routers

The Network Layer and Routers The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in

More information

1-2 Chapter 1: The Beboputer Microcomputer

1-2 Chapter 1: The Beboputer Microcomputer 1-2 Chapter 1: The Beboputer Microcomputer The Beboputer microcomputer In its broadest sense, a computer is a device that can accept information from the outside world, process that information using logical

More information

Understanding How Routing Updates and Layer 2 Control Packets Are Queued on an Interface with a QoS Service Policy

Understanding How Routing Updates and Layer 2 Control Packets Are Queued on an Interface with a QoS Service Policy Understanding How Routing Updates and Layer 2 Control Packets Are Queued on an Interface with a QoS Service Policy Document ID: 18664 Contents Introduction Prerequisites Requirements Components Used Conventions

More information

Concurrency, Mutual Exclusion and Synchronization C H A P T E R 5

Concurrency, Mutual Exclusion and Synchronization C H A P T E R 5 Concurrency, Mutual Exclusion and Synchronization C H A P T E R 5 Multiple Processes OS design is concerned with the management of processes and threads: Multiprogramming Multiprocessing Distributed processing

More information

Chapter 7 : Input-Output Organization

Chapter 7 : Input-Output Organization Chapter 7 Input-Output organization 7.1 Peripheral devices In addition to the processor and a set of memory modules, the third key element of a computer system is a set of input-output subsystem referred

More information

Quality of Service in the Internet

Quality of Service in the Internet Quality of Service in the Internet Problem today: IP is packet switched, therefore no guarantees on a transmission is given (throughput, transmission delay, ): the Internet transmits data Best Effort But:

More information

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,

More information

Quality of Service (QoS): Managing Bandwidth More Effectively

Quality of Service (QoS): Managing Bandwidth More Effectively 15 Quality of Service (QoS): Managing Bandwidth More Effectively Contents Introduction................................................. 15-2 Terminology............................................... 15-5

More information

INPUT/OUTPUT ORGANIZATION

INPUT/OUTPUT ORGANIZATION INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and

More information

Operating Systems Overview. Chapter 2

Operating Systems Overview. Chapter 2 Operating Systems Overview Chapter 2 Operating System A program that controls the execution of application programs An interface between the user and hardware Masks the details of the hardware Layers and

More information

Performance Enhanced Proxy Solutions for Satellite Networks: State of the Art, Protocol Stack and Possible Interfaces

Performance Enhanced Proxy Solutions for Satellite Networks: State of the Art, Protocol Stack and Possible Interfaces Performance Enhanced Proxy Solutions for Satellite Networks: State of the Art, Protocol Stack and Possible s Igor Bisio, Mario Marchese, and Maurizio Mongelli Abstract. There are many types of Performance

More information

Communication Networks - 3 general areas: data communications, networking, protocols

Communication Networks - 3 general areas: data communications, networking, protocols Communication Networks - Overview CSE 3213 Fall 2011 1 7 September 2011 Course Content 3 general areas: data communications, networking, protocols 1. Data communications: basic concepts of digital communications

More information

H3C S9500 QoS Technology White Paper

H3C S9500 QoS Technology White Paper H3C Key words: QoS, quality of service Abstract: The Ethernet technology is widely applied currently. At present, Ethernet is the leading technology in various independent local area networks (LANs), and

More information

CS330: Operating System and Lab. (Spring 2006) I/O Systems

CS330: Operating System and Lab. (Spring 2006) I/O Systems CS330: Operating System and Lab. (Spring 2006) I/O Systems Today s Topics Block device vs. Character device Direct I/O vs. Memory-mapped I/O Polling vs. Interrupts Programmed I/O vs. DMA Blocking vs. Non-blocking

More information

ANIC Host CPU Offload Features Overview An Overview of Features and Functions Available with ANIC Adapters

ANIC Host CPU Offload Features Overview An Overview of Features and Functions Available with ANIC Adapters ANIC Host CPU Offload Features Overview An Overview of Features and Functions Available with ANIC Adapters ANIC Adapters Accolade s ANIC line of FPGA-based adapters/nics help accelerate security and networking

More information

Accessing I/O Devices Interface to CPU and Memory Interface to one or more peripherals Generic Model of IO Module Interface for an IO Device: CPU checks I/O module device status I/O module returns status

More information

Introduction to Protocols

Introduction to Protocols Chapter 6 Introduction to Protocols 1 Chapter 6 Introduction to Protocols What is a Network Protocol? A protocol is a set of rules that governs the communications between computers on a network. These

More information

Chapter 3 Process Description and Control

Chapter 3 Process Description and Control Operating Systems: Internals and Design Principles Chapter 3 Process Description and Control Seventh Edition By William Stallings Operating Systems: Internals and Design Principles The concept of process

More information

Interrupt is a process where an external device can get the attention of the microprocessor. Interrupts can be classified into two types:

Interrupt is a process where an external device can get the attention of the microprocessor. Interrupts can be classified into two types: 8085 INTERRUPTS 1 INTERRUPTS Interrupt is a process where an external device can get the attention of the microprocessor. The process starts from the I/O device The process is asynchronous. Classification

More information

Chapter 1 Computer System Overview

Chapter 1 Computer System Overview Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Seventh Edition By William Stallings Objectives of Chapter To provide a grand tour of the major computer system components:

More information

ORDER CONSTRUING THE TERMS OF U.S. PATENT NOS. 5,825,631; 5,717,761; 6,950,444; 5,880,903; 4,937,819; 5,719,858; 6,131,159; AND 5,778,234

ORDER CONSTRUING THE TERMS OF U.S. PATENT NOS. 5,825,631; 5,717,761; 6,950,444; 5,880,903; 4,937,819; 5,719,858; 6,131,159; AND 5,778,234 United States District Court, D. Delaware. In re REMBRANDT TECHNOLOGIES, LP PATENT LITIGATION. No. 07-md-1848(GMS) Nov. 19, 2008. Collins J. Seitz, Jr., Connolly, Bove, Lodge & Hutz, David L. Schwarz,

More information

AppleTalk. Chapter Goals. Introduction CHAPTER

AppleTalk. Chapter Goals. Introduction CHAPTER 35 CHAPTER Chapter Goals Describe the development history of the protocol, used almost exclusively in Macintosh computers. Describe the components of networks and extended network. Discuss the primary

More information

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2. BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices

More information

Organisasi Sistem Komputer

Organisasi Sistem Komputer LOGO Organisasi Sistem Komputer OSK 5 Input Output 1 1 PT. Elektronika FT UNY Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats

More information

INPUT-OUTPUT ORGANIZATION

INPUT-OUTPUT ORGANIZATION 1 INPUT-OUTPUT ORGANIZATION Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes of Transfer Priority Interrupt Direct Memory Access Input-Output Processor Serial Communication 2

More information

Input/Output Management

Input/Output Management Chapter 11 Input/Output Management This could be the messiest aspect of an operating system. There are just too much stuff involved, it is difficult to develop a uniform and consistent theory to cover

More information

Chapter-6. SUBJECT:- Operating System TOPICS:- I/O Management. Created by : - Sanjay Patel

Chapter-6. SUBJECT:- Operating System TOPICS:- I/O Management. Created by : - Sanjay Patel Chapter-6 SUBJECT:- Operating System TOPICS:- I/O Management Created by : - Sanjay Patel Disk Scheduling Algorithm 1) First-In-First-Out (FIFO) 2) Shortest Service Time First (SSTF) 3) SCAN 4) Circular-SCAN

More information

L6: OSI Reference Model

L6: OSI Reference Model EECS 3213 Fall 2014 L6: OSI Reference Model Sebastian Magierowski York University 1 Outline The OSI Reference Model An organized way of thinking about network design (from low-level to high-level considerations)

More information

Week 1. Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems

Week 1. Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems Week 1 Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems 2 Introduction to Microcomputers/ Stored Program C 3 Stored Program Concept There are three

More information

Lesson 4: The Network Interface Card

Lesson 4: The Network Interface Card Lesson 4: The Network Interface Card Network interface cards (NICs) provide the interface between cables, discussed in the previous lesson, and computers. This lesson explores the many different types

More information

BLM6196 COMPUTER NETWORKS AND COMMUNICATION PROTOCOLS

BLM6196 COMPUTER NETWORKS AND COMMUNICATION PROTOCOLS BLM6196 COMPUTER NETWORKS AND COMMUNICATION PROTOCOLS Prof. Dr. Hasan Hüseyin BALIK (2 nd Week) 2. Protocol Architecture, TCP/IP, and Internet-Based Applications 2.Outline The Need for a Protocol Architecture

More information

CSCI-GA Operating Systems. Networking. Hubertus Franke

CSCI-GA Operating Systems. Networking. Hubertus Franke CSCI-GA.2250-001 Operating Systems Networking Hubertus Franke frankeh@cs.nyu.edu Source: Ganesh Sittampalam NYU TCP/IP protocol family IP : Internet Protocol UDP : User Datagram Protocol RTP, traceroute

More information

Interconnecting Components

Interconnecting Components Interconnecting Components Need interconnections between CPU, memory, controllers Bus: shared communication channel Parallel set of wires for data and synchronization of data transfer Can become a bottleneck

More information

by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS

by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests

More information

INTERNATIONAL TELECOMMUNICATION UNION

INTERNATIONAL TELECOMMUNICATION UNION INTERNATIONAL TELECOMMUNICATION UNION ITU-T H.323 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU Annex G (02/00) SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Infrastructure of audiovisual services Systems

More information

Review of Network Technologies

Review of Network Technologies Indian Institute of Technology Kharagpur Review of Network Technologies Prof. Indranil Sen Gupta Dept. of Computer Science & Engg. I.I.T. Kharagpur, INDIA Lecture 2: Review of network technologies On completion,

More information

OSI Transport Layer. Network Fundamentals Chapter 4. Version Cisco Systems, Inc. All rights reserved. Cisco Public 1

OSI Transport Layer. Network Fundamentals Chapter 4. Version Cisco Systems, Inc. All rights reserved. Cisco Public 1 OSI Transport Layer Network Fundamentals Chapter 4 Version 4.0 1 Transport Layer Role and Services Transport layer is responsible for overall end-to-end transfer of application data 2 Transport Layer Role

More information

I/O Systems. Jo, Heeseung

I/O Systems. Jo, Heeseung I/O Systems Jo, Heeseung Today's Topics Device characteristics Block device vs. Character device Direct I/O vs. Memory-mapped I/O Polling vs. Interrupts Programmed I/O vs. DMA Blocking vs. Non-blocking

More information

Operating Systems CMPSCI 377 Spring Mark Corner University of Massachusetts Amherst

Operating Systems CMPSCI 377 Spring Mark Corner University of Massachusetts Amherst Operating Systems CMPSCI 377 Spring 2017 Mark Corner University of Massachusetts Amherst Last Class: Intro to OS An operating system is the interface between the user and the architecture. User-level Applications

More information

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor

INTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor Course Title Course Code MICROPROCESSOR & ASSEMBLY LANGUAGE PROGRAMMING DEC415 Lecture : Practical: 2 Course Credit Tutorial : 0 Total : 5 Course Learning Outcomes At end of the course, students will be

More information

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2)

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2) Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors 1 Principle of Interrupt-Driven I/O Multiple-Interrupt Systems Priority Interrupt Systems Parallel Priority Interrupts Daisy-Chain

More information

Transport Layer Review

Transport Layer Review Transport Layer Review Mahalingam Mississippi State University, MS October 1, 2014 Transport Layer Functions Distinguish between different application instances through port numbers Make it easy for applications

More information

GUJARAT TECHNOLOGICAL UNIVERSITY MASTER OF COMPUTER APPLICATION SEMESTER: III

GUJARAT TECHNOLOGICAL UNIVERSITY MASTER OF COMPUTER APPLICATION SEMESTER: III GUJARAT TECHNOLOGICAL UNIVERSITY MASTER OF COMPUTER APPLICATION SEMESTER: III Subject Name: Operating System (OS) Subject Code: 630004 Unit-1: Computer System Overview, Operating System Overview, Processes

More information

The x86 Microprocessors. Introduction. The 80x86 Microprocessors. 1.1 Assembly Language

The x86 Microprocessors. Introduction. The 80x86 Microprocessors. 1.1 Assembly Language The x86 Microprocessors Introduction 1.1 Assembly Language Numbering and Coding Systems Human beings use the decimal system (base 10) Decimal digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 Computer systems use the

More information

Network+ Guide to Networks 6 th Edition. Chapter 4 Introduction to TCP/IP Protocols

Network+ Guide to Networks 6 th Edition. Chapter 4 Introduction to TCP/IP Protocols Network+ Guide to Networks 6 th Edition Chapter 4 Introduction to TCP/IP Protocols Objectives Identify and explain the functions of the core TCP/IP protocols Explain the TCP/IP model and how it corresponds

More information

Interface The exit interface a packet will take when destined for a specific network.

Interface The exit interface a packet will take when destined for a specific network. The Network Layer The Network layer (also called layer 3) manages device addressing, tracks the location of devices on the network, and determines the best way to move data, which means that the Network

More information

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester Operating System: Chap13 I/O Systems National Tsing-Hua University 2016, Fall Semester Outline Overview I/O Hardware I/O Methods Kernel I/O Subsystem Performance Application Interface Operating System

More information

Introduction to Networking

Introduction to Networking Networking BASICS Introduction to Networking... 2 Network Media... 4 Network Design... 5 Network Architectures... 7 Protocols and Network Software... 9 1 Introduction to Networking A computer network is

More information

Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University

Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components

More information

Computer Architecture

Computer Architecture Instruction Cycle Computer Architecture Program Execution and Instruction Sets INFO 2603 Platform Technologies The basic function performed by a computer is the execution of a program, which is a set of

More information

Quality of Service in the Internet

Quality of Service in the Internet Quality of Service in the Internet Problem today: IP is packet switched, therefore no guarantees on a transmission is given (throughput, transmission delay, ): the Internet transmits data Best Effort But:

More information

4.0.1 CHAPTER INTRODUCTION

4.0.1 CHAPTER INTRODUCTION 4.0.1 CHAPTER INTRODUCTION Data networks and the Internet support the human network by supplying seamless, reliable communication between people - both locally and around the globe. On a single device,

More information

An FPGA-Based Optical IOH Architecture for Embedded System

An FPGA-Based Optical IOH Architecture for Embedded System An FPGA-Based Optical IOH Architecture for Embedded System Saravana.S Assistant Professor, Bharath University, Chennai 600073, India Abstract Data traffic has tremendously increased and is still increasing

More information

UNIT IV TRANSPORT LAYER

UNIT IV TRANSPORT LAYER Transport Layer UNIT IV TRANSPORT LAYER Congestion Control and Quality of Service Ref: Data Communication & Networking, 4 th edition, Forouzan IV-1 DATA TRAFFIC The main focus of congestion control and

More information

5.b Principles of I/O Hardware CPU-I/O communication

5.b Principles of I/O Hardware CPU-I/O communication Three communication protocols between CPU and I/O 1. Programmed I/O (or polling or busy waiting ) the CPU must repeatedly poll the device to check if the I/O request completed 2. Interrupt-driven I/O the

More information

8085 Interrupts. Lecturer, CSE, AUST

8085 Interrupts. Lecturer, CSE, AUST 8085 Interrupts CSE 307 - Microprocessors Mohd. Moinul Hoque, 1 Interrupts Interrupt is a process where an external device can get the attention of the microprocessor. The process starts from the I/O device

More information

Chapter 3 - Top Level View of Computer Function

Chapter 3 - Top Level View of Computer Function Chapter 3 - Top Level View of Computer Function Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 3 - Top Level View 1 / 127 Table of Contents I 1 Introduction 2 Computer Components

More information

C02: Interrupts and I/O

C02: Interrupts and I/O CISC 7310X C02: Interrupts and I/O Hui Chen Department of Computer & Information Science CUNY Brooklyn College 2/8/2018 CUNY Brooklyn College 1 Von Neumann Computers Process and memory connected by a bus

More information

Computer Systems Organization

Computer Systems Organization The IAS (von Neumann) Machine Computer Systems Organization Input Output Equipment Stored Program concept Main memory storing programs and data ALU operating on binary data Control unit interpreting instructions

More information

-Device. -Physical or virtual thing that does something -Software + hardware to operate a device (Controller runs port, Bus, device)

-Device. -Physical or virtual thing that does something -Software + hardware to operate a device (Controller runs port, Bus, device) Devices -Host -CPU -Device -Controller device) +memory +OS -Physical or virtual thing that does something -Software + hardware to operate a device (Controller runs port, Bus, Communication -Registers -Control

More information

Memory: Overview. CS439: Principles of Computer Systems February 26, 2018

Memory: Overview. CS439: Principles of Computer Systems February 26, 2018 Memory: Overview CS439: Principles of Computer Systems February 26, 2018 Where We Are In the Course Just finished: Processes & Threads CPU Scheduling Synchronization Next: Memory Management Virtual Memory

More information

Internet Protocols (chapter 18)

Internet Protocols (chapter 18) Internet Protocols (chapter 18) CSE 3213 Fall 2011 Internetworking Terms 1 TCP/IP Concepts Connectionless Operation Internetworking involves connectionless operation at the level of the Internet Protocol

More information

For your convenience Apress has placed some of the front matter material after the index. Please use the Bookmarks and Contents at a Glance links to

For your convenience Apress has placed some of the front matter material after the index. Please use the Bookmarks and Contents at a Glance links to For your convenience Apress has placed some of the front matter material after the index. Please use the Bookmarks and Contents at a Glance links to access them. Contents at a Glance About the Author...xi

More information

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015 Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html

More information

CREATED BY M BILAL & Arslan Ahmad Shaad Visit:

CREATED BY M BILAL & Arslan Ahmad Shaad Visit: CREATED BY M BILAL & Arslan Ahmad Shaad Visit: www.techo786.wordpress.com Q1: Define microprocessor? Short Questions Chapter No 01 Fundamental Concepts Microprocessor is a program-controlled and semiconductor

More information

ch02 True/False Indicate whether the statement is true or false.

ch02 True/False Indicate whether the statement is true or false. ch02 True/False Indicate whether the statement is true or false. 1. No matter what medium connects computers on a network copper wires, fiber-optic cables, or a wireless setup the same protocol must be

More information