A new architecture for real-time control in RFX-mod G. Manduchi, A. Barbalace Big Physics Symposium 1/16

Size: px
Start display at page:

Download "A new architecture for real-time control in RFX-mod G. Manduchi, A. Barbalace Big Physics Symposium 1/16"

Transcription

1 A new architecture for real-time control in RFX-mod G. Manduchi, A. Barbalace 2011 Big Physics Symposium 1/16

2 Current RFX control system MHD mode control Plasma position control Toroidal field control diagnostic s 2011 Big Physics Symposium 2/16

3 Distributed Key concepts of current system To account for different location of sensors and actuators To distribute computing load Modular The same basic software used on all nodes Only control algorithms are changed Configurable New I/O requirements can be fulfilled by configuring header files and NOT by writing new code 2011 Big Physics Symposium 3/16

4 Distributed Lessons learnt Advantages: computing load can be spread among computers, BUT no more necessary with current multicore technology. Drawbacks: network connection introduces delay in system response. The system, basically pipelined, achieves higher throughput, BUT shows NOT negligible overall latency. Modularity The use of a Software Framework for data handling proved a successful approach. Configurability Easy configuration proved a key factor in reducing development time for system evolution 2011 Big Physics Symposium 4/16

5 Latency Critical factors Current latency is around 1.5 ms. This represents a critical factor in quality of control leading sometimes to instabilities. Sampling frequency Current sampling frequency is 2.5 khz. A higher sampling rate improves the quality of integration/derivation. Computing power Operations such as sideband correction and sensor radius extrapolation are highly computing-intensive. Currently only most significant modes are considered. Reliability The possibility of dry runs of the system, automatically performed before the shot, allows the detection of possible malfunctions which may affect plasma performance and machine integrity Big Physics Symposium 5/16

6 New architecture - hardware Distributed à Centralized Multicore and multiprocessor computers provide now all required computing power. Modularity in architecture is retained, letting work carried out by former embedded computers be now executed by a dedicated core This allows for a drastic reduction in latency: communication is now carried out in shared memory, not on a network Data acquisition and reference waveform generation is still distributed. cpci or PXI racks will host ADCs and DACs and fiber-optic bus extenders, possibly using PCIe, will provide direct connection to the central multicore computer. This solution is cost-effective: a general-purpose multicore workstation is cheaper than dedicated embedded computers Big Physics Symposium 6/16

7 New architecture 2011 Big Physics Symposium 7/16

8 Hardware details: data acquisition MHD feedback control requires the acquisition of thee sets of 192 signals each. One PXI rack hosting three NI 6255 ADC devices will be used for every set. The NI PCI-6255 is a 16-Bit, 1.25 MS/s(max), 750 ks/s(scanning), 80 analog inputs (64 used) The driver nirlpk has been ported to Linux kernels >= (major fix in DMA transfer, provision for 64 bit kernel). User space interrupt synchronization has been added, retaining user space register access (via mmap) 2011 Big Physics Symposium 8/16

9 Simultaneous vs. non simultaneous sampling In simultaneous sampling all the samples acquired in an ADC refer to the same instant in time. In non-simultaneous sampling, a multiplexed ADC provides the conversion in turn of all the input channels. Conversion time slightly varies from channel to channel, and the introduced error depends on the dynamics of the input signal. However, if the conversion time instant is known and deterministic, it is possible to remap all channels to the same time via real-time Lagrange interpolation Relative error Relative error in delay reconstruction Frequency (Hz) "Linear interpolation" "Lagrange 8 Samples" "Lagrange 4 samples" 2011 Big Physics Symposium 9/16

10 Hardware details: DAC generation 192 reference waveforms are produced by the MHD mode control system to drive the 192 power units controlling radial magnetic field NI 6723 is used: Static and Waveform Analog Output Bit, 32 Channels The Linux driver has been ported to Linux kernels >= (National). No output DMA is available, so two PXI chassis performing in parallel the generation of 96 channels each will be used to sustain the data rate (8kHz) 2011 Big Physics Symposium 10/16

11 Software framework Framework: join efforts in fusion community The framework developed and currently used in RFX did a good job. However, it has been developed with a well-defined architecture in mind, so it is not so easily portable to new architectures and platforms Other general frameworks for real-time control have been developed, notably PCS and MARTe PCS has been developed at DIII-D and is used in a few machines (e.g. DIII-D, MAST, EAST) MARTe has been developed at JET and is used for JET vertical stabilization MARTe has been chosen. Even if with a more limited (but growing) user base, it implements modern concepts and is well tied for multicore systems Big Physics Symposium 11/16

12 Operating system issues The current system uses VxWorks Rugged real-time operating system Some important bugs in TCP/IP communication Expensive Linux is becoming a candidate for the next system Soft real-time system Real-time extensions of Linux make it a hard real-time system 2011 Big Physics Symposium 12/16

13 Pipelined multicore execution Real time computation for MHD control is carried out in a pipelined organization with three stages: Data Acquisition, Control Computation, and Reference Waveform Generation. New cores can be added to provide additional computation in the case it can be performed in parallel. CPU core 0 CPU core 1 CPU core 2 CPU core 3 CPU core 4 CPU core 5 acq Clock 0 acq Clock 1 acq Clock 2 acq Clock 3 Software PIPELINE ADC stage algo rithmic stage DAC stage 2011 Big Physics Symposium 13/16 data out 0 data out 1 time

14 Realtime performance RedHat Linux distribution from CERN with RT patches is used. The Linux RT patches provide finer granularity in kernel preemptability, thus guaranteeing a more deterministic response time. Most Interrupt Request Services (ISR) are made threaded, and therefore can be interrupted in the case a higher priority thread becomes ready Big Physics Symposium 14/16

15 Costs racks Qty Unit Price Total network Qty Unit Price Total IO Qty Unit Price Total cabling Qty Unit Price Total Computing Qty Unit Price Total PXI PXI-PCI PXI SHC server PXI PXI SHC rack mount SH68-c68-s racks 6234 network 3079 IO cabling 3180 computing 4336 total computing 10% cabling 7% racks 14% netw ork 7% IO New System Cost Estimation 62% racks Qty Unit Price Total network Qty Unit Price Total IO Qty Unit Price Total cabling Qty Unit Price Total Computing Qty Unit Price Total 0 budgetary VGX SHC CPU MPV SHC VME FPDP SH68-c68-s MPV racks network 5000 IO cabling 3180 computing RTOS total RTOS 10% computing 10% cabling 2% racks 11% netw ork 3% IO 64% Old System Cost Estimation 2011 Big Physics Symposium 15/16

16 Conclusions The feedback control of RFX introduces a new architecture, where distributed components communicating via a real-time network (Ethernet, Reflective Memory) are moved to the cores of a multicore server. COTS solutions for computing (multicore servers) ADC and DAC (PXI-Based solutions with bus extenders) proved cost-effective and reliable. Linux is becoming a very good candidate for real-time feedback control systems in fusion devices Big Physics Symposium 16/16

Abstract. * Supported by U.S. D.O.E. Grant DE-FG02-96ER M.W. Bongard, APS-DPP, Denver, CO, October 2005

Abstract. * Supported by U.S. D.O.E. Grant DE-FG02-96ER M.W. Bongard, APS-DPP, Denver, CO, October 2005 Abstract The Phase II PEGASUS ST experiment includes fully programmable power supplies for all magnet coils. These will be integrated with a digital feedback plasma control system (PCS), based on the PCS

More information

Using Ethernet for real-time communication in a Nuclear Fusion Experiment

Using Ethernet for real-time communication in a Nuclear Fusion Experiment Using Ethernet for real-time communication in a Nuclear Fusion Experiment A. Luchetta, G. Manduchi, C. Taliercio Consorzio RFX Euratom-ENEA Association Corso Stati Uniti 4, 35127 Padova, Italy Gabriele

More information

New Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak

New Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak October 10-14, 2011 Grenoble, France New Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak October 11, 2011, Taegu Lee KSTAR Research Center 2 Outlines

More information

CHAPTER 3 LabVIEW REAL TIME APPLICATION DEVELOPMENT REFERENCES: [1] NI, Real Time LabVIEW. [2] R. Bishop, LabVIEW 2009.

CHAPTER 3 LabVIEW REAL TIME APPLICATION DEVELOPMENT REFERENCES: [1] NI, Real Time LabVIEW. [2] R. Bishop, LabVIEW 2009. CHAPTER 3 By Radu Muresan University of Guelph Page 1 ENGG4420 CHAPTER 3 LECTURE 1 October 31 10 5:12 PM CHAPTER 3 LabVIEW REAL TIME APPLICATION DEVELOPMENT REFERENCES: [1] NI, Real Time LabVIEW. [2] R.

More information

REAL-TIME CONTROL OF DIII D PLASMA DISCHARGES USING A LINUX ALPHA COMPUTING CLUSTER

REAL-TIME CONTROL OF DIII D PLASMA DISCHARGES USING A LINUX ALPHA COMPUTING CLUSTER GA A23469 REAL-TIME CONTROL OF DIII D PLASMA DISCHARGES USING A LINUX ALPHA COMPUTING CLUSTER by B.G. PENAFLOR, J.R. FERRON, M.L. WLAKER, D.A. PIGLOWSKI, and R.D. JOHNSON OCTOBER 2000 DISCLAIMER This report

More information

DAQ & Control with PXI. Murali Ravindran Senior Product Manager

DAQ & Control with PXI. Murali Ravindran Senior Product Manager DAQ & Control with PXI Murali Ravindran Senior Product Manager Agenda What is PXI? Trigger with PXI Multicore Programming DAQ & Control with FPGA Instrumentation Timeline 1965 1987 1995 1997 Photo Courtesy

More information

Microsecond Latency, Real-Time, Multi-Input/Output Control using GPU Processing

Microsecond Latency, Real-Time, Multi-Input/Output Control using GPU Processing Microsecond Latency, Real-Time, Multi-Input/Output Control using GPU Processing Nikolaus Rath March 20th, 2013 N. Rath (Columbia University) µs Latency Control using GPU Processing March 20th, 2013 1 /

More information

Embedded Controller combines Machine Control and Data Acquisition using EPICS and MDSplus P. Milne

Embedded Controller combines Machine Control and Data Acquisition using EPICS and MDSplus P. Milne Embedded Controller combines Machine Control and Data Acquisition using EPICS and MDSplus P. Milne Solutions Ltd, James Watt Building, SETP, G75 0QD East Kilbride, United Kingdom Applications such as pulse

More information

WP 14 and Timing Sync

WP 14 and Timing Sync WP 14 and Timing Sync Eiscat Technical meeting 20131105 Leif Johansson National Instruments Eiscat Syncronisation Signal vs. Time-Based Synchronization Signal-Based Share Physical Clocks / Triggers Time-Based

More information

Advanced NI-DAQmx Programming Techniques with LabVIEW

Advanced NI-DAQmx Programming Techniques with LabVIEW Advanced NI-DAQmx Programming Techniques with LabVIEW Agenda Understanding Your Hardware Data Acquisition Systems Data Acquisition Device Subsystems Advanced Programming with NI-DAQmx Understanding Your

More information

Alcator C-Mod Digital Plasma Control System Presented by: S. Wolfe, J. Stillerman, M. Ferrara, T. Fredian, I. Hutchinson

Alcator C-Mod Digital Plasma Control System Presented by: S. Wolfe, J. Stillerman, M. Ferrara, T. Fredian, I. Hutchinson C-Mod Digital Plasma Control System Presented by: S. Wolfe, J. Stillerman, M. Ferrara, T. Fredian, I. Hutchinson APS DPP05 Denver, CO Oct. 26, 2005 Abstract A new digital plasma control system (DPCS) has

More information

FYS Data acquisition & control. Introduction. Spring 2018 Lecture #1. Reading: RWI (Real World Instrumentation) Chapter 1.

FYS Data acquisition & control. Introduction. Spring 2018 Lecture #1. Reading: RWI (Real World Instrumentation) Chapter 1. FYS3240-4240 Data acquisition & control Introduction Spring 2018 Lecture #1 Reading: RWI (Real World Instrumentation) Chapter 1. Bekkeng 14.01.2018 Topics Instrumentation: Data acquisition and control

More information

EPICS: Experimental Physics and Industrial Control System. Control Architecture Reading Group

EPICS: Experimental Physics and Industrial Control System. Control Architecture Reading Group EPICS: Experimental Physics and Industrial Control System Control Architecture Reading Group Overview What, Why and Who? The Subsystems Performance Conclusions What is EPICS and Why? Scaleable real-time

More information

Create Without Limits: Add the Power of User-Programmable FPGAs to Your Test Applications

Create Without Limits: Add the Power of User-Programmable FPGAs to Your Test Applications 1 Create Without Limits: Add the Power of User-Programmable FPGAs to Your Test Applications Farris Alhorr Business Development Manager RF & Wireless Comm farris.alhorr@ The Parameters of Instrumentation

More information

PC-based data acquisition I

PC-based data acquisition I FYS3240 PC-based instrumentation and microcontrollers PC-based data acquisition I Spring 2016 Lecture #8 Bekkeng, 20.01.2016 General-purpose computer With a Personal Computer (PC) we mean a general-purpose

More information

Real-time control systems: an application to fusion experimental devices

Real-time control systems: an application to fusion experimental devices : an application to fusion experimental devices Università degli Studi di Salerno, April 21, 2016 control RT in From to 1 1 DIETI, Università di Napoli Federico II 1 control in a tokamak device A real-time

More information

MARTe Framework. a Middleware for Real-time Applications Development. A. Neto ICALEPCS 2011, Oct 13 MARTe

MARTe Framework. a Middleware for Real-time Applications Development. A. Neto ICALEPCS 2011, Oct 13 MARTe MARTe Framework a Middleware for Real-time Applications Development André Neto*+, F. Sartori, D. Alves, A. Barbalace, L. Boncagni, B.B. Carvalho, P. J. Carvalho, G. De Tommasi, H. Fernandes, G. Manduchi,

More information

Scientific Instrumentation using NI Technology

Scientific Instrumentation using NI Technology Scientific Instrumentation using NI Technology Presented by, Raja Pillai Technical Consultant and Field Engineer National Instruments Australia Pty. Ltd. NI s Platform-Based Approach 2 The LabVIEW RIO

More information

High-Value PXI Embedded Controller for Windows. High-Value Embedded Controllers for PXI Express NI PXI-8101, NI PXI NI PXIe-8101, NI PXIe-8102

High-Value PXI Embedded Controller for Windows. High-Value Embedded Controllers for PXI Express NI PXI-8101, NI PXI NI PXIe-8101, NI PXIe-8102 High-Value PXI Embedded Controller for Windows NI PXI-8101, NI PXI-8102 2.0 GHz single-core for PXI-8101, 1.9 GHz dual-core for PXI-8102 1 GB (1 x 1 GB DIMM) 800 MHz DDR2 RAM standard, 4 GB (1 x 4 GB DIMMs)

More information

New Software-Designed Instruments

New Software-Designed Instruments 1 New Software-Designed Instruments Nicholas Haripersad Field Applications Engineer National Instruments South Africa Agenda What Is a Software-Designed Instrument? Why Software-Designed Instrumentation?

More information

Introduction to LabVIEW and NI Hardware Platform

Introduction to LabVIEW and NI Hardware Platform Introduction to LabVIEW and NI Hardware Platform Corrie Botha Platform-Based Approach 2 With LabVIEW, You Can Program the Way You Think 3 With LabVIEW, You Can Program the Way You Think The graphical,

More information

The hardware implementation of PXI/PXIe consists of a chassis, controller or computer interface, and peripheral cards.

The hardware implementation of PXI/PXIe consists of a chassis, controller or computer interface, and peripheral cards. Introduction PCI extensions for Instrumentation or PXI is a computer based hardware and software platform for test and measurement systems. Developed in the late 1990 s as an open industry standard based

More information

LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO-

LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO- LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO- CALIFORNIA INSTITUTE OF TECHNOLOGY MASSACHUSETTS INSTITUTE OF TECHNOLOGY Document Type DCC Number July 7, 2005 AdvLigo CDS Discussion Paper R.

More information

High-Speed M Series Multifunction DAQ 16-Bit, up to 1.25 MS/s, up to 80 Analog Inputs

High-Speed M Series Multifunction DAQ 16-Bit, up to 1.25 MS/s, up to 80 Analog Inputs High-Speed M Series Multifunction DAQ 16-Bit, up to 1.25 MS/s, up to 80 Inputs NI M Series High-Speed NI recommends high-accuracy M Series for 5X more measurement sensitivity and lowpass filtering 16,

More information

The Use of LabVIEW FPGA in Accelerator Instrumentation.

The Use of LabVIEW FPGA in Accelerator Instrumentation. The Use of LabVIEW FPGA in Accelerator Instrumentation. Willem Blokland Research Accelerator Division Spallation Neutron Source Introduction Spallation Neutron Source at Oak Ridge National Laboratory:

More information

PSFC/JA CompactPCI Based Data Acquisition with MDSplus. J.A. Stillerman, T.W. Fredian. July 2001

PSFC/JA CompactPCI Based Data Acquisition with MDSplus. J.A. Stillerman, T.W. Fredian. July 2001 PSFC/JA-01-20 CompactPCI Based Data Acquisition with MDSplus J.A. Stillerman, T.W. Fredian July 2001 Plasma Science and Fusion Center Massachusetts Institute of Technology Cambridge, MA 02139 USA This

More information

Multi-processor,multi-board real-time software architecture for Defence Applications

Multi-processor,multi-board real-time software architecture for Defence Applications Multi-processor,multi-board real-time software architecture for Defence Applications By Subramanian A L, Senior Architect (Software), Mistral Solutions Pvt. Ltd. Modern day defence electronic systems running

More information

LabVIEW Programming for a Multicore Environment. Stefan Kreuzer Applications Engineer National Instruments

LabVIEW Programming for a Multicore Environment. Stefan Kreuzer Applications Engineer National Instruments LabVIEW Programming for a Multicore Environment Stefan Kreuzer Applications Engineer National Instruments Agenda Overview of LabVIEW Multithreading Parallel Programming Techniques Real-Time Considerations

More information

FPGA-Based Embedded Systems for Testing and Rapid Prototyping

FPGA-Based Embedded Systems for Testing and Rapid Prototyping FPGA-Based Embedded Systems for Testing and Rapid Prototyping Martin Panevsky Embedded System Applications Manager Embedded Control Systems Department The Aerospace Corporation Flight Software Workshop

More information

Implementation of the Pegasus Digital Plasma Control System

Implementation of the Pegasus Digital Plasma Control System Implementation of the Pegasus Digital Plasma Control System M.W. Bongard, D.J. Battaglia, R.J. Fonck, G.D. Garstka, B.T. Lewicki, B.J. Squires, E.A. Unterberg Abstract A primary goal of the Phase II PEGASUS

More information

What s New in Data Acquisition

What s New in Data Acquisition What s New in Data Acquisition NEW! New DAQ Products and Demos NEW! USB DAQ Multifunction Intelligent DAQ DAQ Software New DAQ Products and Demos NEW! USB DAQ Multifunction Intelligent DAQ DAQ Software

More information

REAL TIME OPERATING SYSTEM PROGRAMMING-II: II: Windows CE, OSEK and Real time Linux. Lesson-13: RT Linux

REAL TIME OPERATING SYSTEM PROGRAMMING-II: II: Windows CE, OSEK and Real time Linux. Lesson-13: RT Linux REAL TIME OPERATING SYSTEM PROGRAMMING-II: II: Windows CE, OSEK and Real time Linux Lesson-13: RT Linux 1 1. RT Linux 2 RT Linux For real time tasks and predictable hard real time behaviour, an extension

More information

NLC Global Controls Architecture

NLC Global Controls Architecture NLC Global Controls Architecture Global Controls Team Members: R. Humphrey, R. Fuller J. Bogart, S. Clark,, L. Hendrickson, M. Ortega, J. Rock, R. Sass, H. Shoaee, E. Siskind (NYCB) Overview of Control

More information

Increase Your Test Capabilities with Reconfigurable FPGA Technology

Increase Your Test Capabilities with Reconfigurable FPGA Technology Increase Your Test Capabilities with Reconfigurable FPGA Technology CTEA Electronics Symposium Ryan Verret Senior Product Manager FPGA Technology for Test National Instruments Graphical System Design A

More information

What is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments

What is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments What is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments Overview Modern day test and control systems are growing larger, more complex and more intricate. Most of these intricacies are

More information

2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS

2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS 2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS 2.1 Real-Time and Control Computer based digital controllers typically have the ability to monitor a number of discrete and analog inputs, perform complex

More information

REAL-TIME MULTIPLE NETWORKED VIEWER CAPABILITY OF THE DIII D EC DATA ACQUISITION SYSTEM

REAL-TIME MULTIPLE NETWORKED VIEWER CAPABILITY OF THE DIII D EC DATA ACQUISITION SYSTEM GA A24792 REAL-TIME MULTIPLE NETWORKED VIEWER CAPABILITY OF THE DIII D EC DATA ACQUISITION SYSTEM by D. PONCE, I.A. GORELOV, H.K. CHIU, F.W. BAITY, JR. AUGUST 2004 QTYUIOP DISCLAIMER This report was prepared

More information

Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability

Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability Jeff Hill LANSCE Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability Obsolesce Old designs multiplexing one type

More information

How to Choose the Right Bus for Your Measurement System

How to Choose the Right Bus for Your Measurement System 1 How to Choose the Right Bus for Your Measurement System Overview When you have hundreds of different data acquisition (DAQ) devices to choose from on a wide variety of buses, it can be difficult to select

More information

Avoid Bottlenecks Using PCI Express-Based Embedded Systems

Avoid Bottlenecks Using PCI Express-Based Embedded Systems Avoid Bottlenecks Using PCI Express-Based Embedded Systems Implementing efficient data movement is a critical element in high-performance embedded systems, and the advent of PCI Express has presented us

More information

Multi-protocol controller for Industry 4.0

Multi-protocol controller for Industry 4.0 Multi-protocol controller for Industry 4.0 Andreas Schwope, Renesas Electronics Europe With the R-IN Engine architecture described in this article, a device can process both network communications and

More information

aligo CDS Real-time Sequencer Software

aligo CDS Real-time Sequencer Software LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY LIGO Laboratory / LIGO Scientific Collaboration LIGO May 4, 212 aligo CDS Real-time Sequencer Software R. Bork/A. Ivanov Distribution of this document:

More information

Part I Overview Chapter 1: Introduction

Part I Overview Chapter 1: Introduction Part I Overview Chapter 1: Introduction Fall 2010 1 What is an Operating System? A computer system can be roughly divided into the hardware, the operating system, the application i programs, and dthe users.

More information

High Performance Simultaneous Data Acquisition

High Performance Simultaneous Data Acquisition High Performance Simultaneous Data Acquisition ACQ196CPCI Maximum Channels 96 channels x 500kS/s 16 bit differential, protected inputs. Optional Analog Outputs, Digital IO RTM. Compact PCI standalone,

More information

AN OPEN ARCHITECTURE FOR MULTIPLEXING AND PROCESSING TELEMETRY DATA

AN OPEN ARCHITECTURE FOR MULTIPLEXING AND PROCESSING TELEMETRY DATA AN OPEN ARCHITECTURE FOR MULTIPLEXING AND PROCESSING TELEMETRY DATA Mike Erdahl VEDA SYSTEMS INCORPORATED July 15, 1997 INTRODUCTION Increased availability and falling prices now make modern high-speed

More information

Solving the Data Transfer Bottleneck in Digitizers

Solving the Data Transfer Bottleneck in Digitizers Solving the Data Transfer Bottleneck in Digitizers With most modern PC based digitizers and data acquisition systems a common problem is caused by the fact that the ADC technology usually runs in advance

More information

Update on PRad GEMs, Readout Electronics & DAQ

Update on PRad GEMs, Readout Electronics & DAQ Update on PRad GEMs, Readout Electronics & DAQ Kondo Gnanvo University of Virginia, Charlottesville, VA Outline PRad GEMs update Upgrade of SRS electronics Integration into JLab DAQ system Cosmic tests

More information

Ndrive QL andqle Digital Panel-Mount Piezo Drive

Ndrive QL andqle Digital Panel-Mount Piezo Drive Ndrive QL and QLe Amplifiers/Drives Ndrive QL andqle Digital Panel-Mount Piezo Drive Real-time distributed control architecture allows synchronized motion control on up to 32 axes of piezo and/or servo

More information

New Technologies in Data Acquisition

New Technologies in Data Acquisition New Technologies in Data Acquisition Agenda Introduction to PC Based Data Acquisition New Technologies in Data Acquisition 1. New Bus Technologies 2. Signal Conditioning, Timing and Synchronization Introduction

More information

AVALON OVERVIEW. L3 s is proud to offer the latest high-performance real-time I/O computing platform. Telemetry & RF Products FEATURES/BENEFITS

AVALON OVERVIEW. L3 s is proud to offer the latest high-performance real-time I/O computing platform. Telemetry & RF Products FEATURES/BENEFITS L3 s is proud to offer the latest high-performance real-time I/O computing platform. L3 (L3 T&RF) proud to offer its latest high-performance real-time I/O computing platform, Avalon. Based on the widely

More information

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU

Instruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU Hardwired and Microprogrammed Control For each instruction, the control unit causes the CPU to execute a sequence of steps correctly. In reality, there must be control signals to assert lines on various

More information

New! New! New! New! New!

New! New! New! New! New! New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to

More information

SKA Monitoring & Control Realisation Technologies Hardware aspects. R.Balasubramaniam GMRT

SKA Monitoring & Control Realisation Technologies Hardware aspects. R.Balasubramaniam GMRT SKA Monitoring & Control Realisation Technologies Hardware aspects R.Balasubramaniam GMRT Basic entities of M&C Sensors and Actuators Data acquisition boards Field buses Local M&C nodes Regional M&C nodes

More information

pc104 & epics-3.14 & (linux) Creating an Epics Appliance

pc104 & epics-3.14 & (linux) Creating an Epics Appliance pc104 & epics-3.14 & (linux) Creating an Epics Appliance Arne P. Freyberger JLAB/Hall-B 21st November 2002 Outline: 1. pc104 and pc104+ specifications 2. Serial example 3. Other pc104 projects in progress

More information

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved C5 Micro-Kernel: Real-Time Services for Embedded and Linux Systems Copyright 2003- Jaluna SA. All rights reserved. JL/TR-03-31.0.1 1 Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview

More information

New! New! New! New! New!

New! New! New! New! New! New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to

More information

SCRAMNet GT. A New Technology for Shared-Memor y Communication in High-Throughput Networks. Technology White Paper

SCRAMNet GT. A New Technology for Shared-Memor y Communication in High-Throughput Networks. Technology White Paper Technology White Paper SCRAMNet GT A New Technology for Shared-Memor y Communication in High-Throughput Networks Introduction A number of today s most advanced networking applications require the fast

More information

High-Speed M Series Multifunction DAQ 16-Bit, up to 1.25 MS/s, up to 80 Analog Inputs

High-Speed M Series Multifunction DAQ 16-Bit, up to 1.25 MS/s, up to 80 Analog Inputs High-Speed M Series Multifunction DAQ 16-Bit, up to 1.25 MS/s, up to 80 Inputs NI M Series High-Speed NI recommends high-accuracy M Series for 5X more measurement sensitivity or industrial M Series for

More information

Inter-Process Communication and Synchronization of Processes, Threads and Tasks: Lesson-1: PROCESS

Inter-Process Communication and Synchronization of Processes, Threads and Tasks: Lesson-1: PROCESS Inter-Process Communication and Synchronization of Processes, Threads and Tasks: Lesson-1: PROCESS 1 Process Concepts 2 Process A process consists of executable program (codes), state of which is controlled

More information

M ICROSTAR LABORATORIES TM

M ICROSTAR LABORATORIES TM M ICROSTAR LABORATORIES TM 2265 116th Avenue N.E., Bellevue, WA 98004 Sales & Customer Support: (425) 453-2345 Finance & Administration: (425) 453-9489 Fax: (425) 453-3199 World Wide Web: http://www.mstarlabs.com/

More information

Enhanced Control for Local Helicity Injection on the Pegasus ST

Enhanced Control for Local Helicity Injection on the Pegasus ST Enhanced Control for Local Helicity Injection on the Pegasus ST C. Pierren, M.W. Bongard, R.J. Fonck, B.T. Lewicki, J.M. Perry 59 th Annual Meeting of the APS Division of Plasma Physics University of Wisconsin-Madison

More information

SEL Time-Domain Link (TiDL ) Technology

SEL Time-Domain Link (TiDL ) Technology SEL Time-Domain Link (TiDL ) Technology The simple, fast, and secure digital secondary system solution Increase safety by removing high-energy cables from areas where personnel typically work. Reduce the

More information

PXI Remote Control and System Expansion

PXI Remote Control and System Expansion Have a question? Contact Us. PRODUCT FLYER PXI Remote Control and System Expansion CONTENTS PXI Remote Control and System Expansion Components of a Remotely Controlled PXI System Choosing a Remote Control

More information

SE300 SWE Practices. Lecture 10 Introduction to Event- Driven Architectures. Tuesday, March 17, Sam Siewert

SE300 SWE Practices. Lecture 10 Introduction to Event- Driven Architectures. Tuesday, March 17, Sam Siewert SE300 SWE Practices Lecture 10 Introduction to Event- Driven Architectures Tuesday, March 17, 2015 Sam Siewert Copyright {c} 2014 by the McGraw-Hill Companies, Inc. All rights Reserved. Four Common Types

More information

An FPGA-Based Optical IOH Architecture for Embedded System

An FPGA-Based Optical IOH Architecture for Embedded System An FPGA-Based Optical IOH Architecture for Embedded System Saravana.S Assistant Professor, Bharath University, Chennai 600073, India Abstract Data traffic has tremendously increased and is still increasing

More information

Image Acquisition and Processing at the Swiss Light Source

Image Acquisition and Processing at the Swiss Light Source 10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO2.095-5 (2005) Image Acquisition and Processing at the Swiss Light Source A. Aladwan, A. Bertrand,

More information

Approach to Enable Real-Time HPC. President, CEO and Cofounder National Instruments

Approach to Enable Real-Time HPC. President, CEO and Cofounder National Instruments Applying a Graphical System Design Approach to Enable Real-Time HPC Dr. James Truchard President, CEO and Cofounder National Instruments National Instruments Leaders for 30 years in Computer-Based Measurement

More information

RT extensions/applications of general-purpose OSs

RT extensions/applications of general-purpose OSs EECS 571 Principles of Real-Time Embedded Systems Lecture Note #15: RT extensions/applications of general-purpose OSs General-Purpose OSs for Real-Time Why? (as discussed before) App timing requirements

More information

HARDWARE OF SUPERVISORY CONTROL & DATA ACQUISITION SYSTEM

HARDWARE OF SUPERVISORY CONTROL & DATA ACQUISITION SYSTEM Chapter 3 HARDWARE OF SUPERVISORY CONTROL & DATA ACQUISITION SYSTEM Dr. H.K. VERMA Distinguished Professor Department of Electrical and Electronics Engineering School of Engineering and Technology SHARDA

More information

Overall Structure of RT Systems

Overall Structure of RT Systems Course Outline Introduction Characteristics of RTS Real Time Operating Systems (RTOS) OS support: scheduling, resource handling Real Time Programming Languages Language support, e.g. Ada tasking Scheduling

More information

Software Development Using Full System Simulation with Freescale QorIQ Communications Processors

Software Development Using Full System Simulation with Freescale QorIQ Communications Processors Patrick Keliher, Simics Field Application Engineer Software Development Using Full System Simulation with Freescale QorIQ Communications Processors 1 2013 Wind River. All Rights Reserved. Agenda Introduction

More information

The ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris

The ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris The ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris A. Lohs a, K. Behler a,*, G. Raupp, Unlimited Computer Systems b, ASDEX Upgrade Team a a Max-Planck-Institut

More information

Reservation-Based Scheduling for IRQ Threads

Reservation-Based Scheduling for IRQ Threads Reservation-Based Scheduling for IRQ Threads Luca Abeni, Nicola Manica, Luigi Palopoli luca.abeni@unitn.it, nicola.manica@gmail.com, palopoli@dit.unitn.it University of Trento, Trento - Italy Reservation-Based

More information

DIGITAL SYSTEM. Technology Overview Nordco. All rights reserved. Rev C

DIGITAL SYSTEM. Technology Overview Nordco. All rights reserved. Rev C DIGITAL SYSTEM Technology Overview Rev C 01-05-2016 Insert Full Frame Product Picture Here 2015 KEY FEATURES DIGITAL PROCESSING SYSTEM FOR INDUSTRIAL & TONNE UE SYSTEM DIGITAL PROCESSING SYSTEM FOR MICRO

More information

MARTe in JET. June 14, June 14, EFDA Feedback Control Working Group Meeting

MARTe in JET. June 14, June 14, EFDA Feedback Control Working Group Meeting June 14, 2010 June 14, 2010 - EFDA Feedback Control Working Group Meeting D. Alves 1 2 A. Neto 1 F. Sartori 3 R. Vitelli 4 L. Zabeo 5 and EFDA-JET PPCC contributors 1 Associação EURATOM/IST, Instituto

More information

Fundamentals of Networking Introduction to Networking Devices

Fundamentals of Networking Introduction to Networking Devices Fundamentals of Networking Introduction to Networking Devices Kuldeep Sonar 1 NIC (Network Interface Card) A network interface provides connectivity from an end-user PC or laptop to the public network.

More information

Benchmark and comparison of real-time solutions based on embedded Linux

Benchmark and comparison of real-time solutions based on embedded Linux Benchmark and comparison of real-time solutions based on embedded Linux Peter Feuerer August 8, 2007 Table of contents General Motivation Real-time computing Preparations Environment setup Open Realtime

More information

New Delay Line Control System at the NPOI. AZ Embedded Systems, LLC Tim Buschmann David Allen

New Delay Line Control System at the NPOI. AZ Embedded Systems, LLC Tim Buschmann David Allen New Delay Line Control System at the NPOI AZ Embedded Systems, LLC Tim Buschmann (tbuschmann@azesys.com) David Allen (dallen@azesys.com) FAST DELAY LINE CONTROL SYSTEM JPL s original FDL Controller First

More information

Commercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory

Commercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory Commercial Real-time Operating Systems An Introduction Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory swamis@iastate.edu Outline Introduction RTOS Issues and functionalities LynxOS

More information

Introduction to Computing Systems Terminology Guide

Introduction to Computing Systems Terminology Guide Introduction to Computing Systems Terminology Guide Sam Siewert January 12, 2014 Sam Siewert ADC - Analog to Digital Converter, encodes analog signals into digital values. ALU Arithmetic Logic Unit, the

More information

A COMBINED PLC AND CPU APPROACH TO MULTIPROCESSOR CONTROL

A COMBINED PLC AND CPU APPROACH TO MULTIPROCESSOR CONTROL GA-A22196 A COMBINED PLC AND CPU APPROACH TO MULTIPROCESSOR CONTROL by J.J. HARRIS, J.D. BROESCH, and R.M. COON DISCLAIMER This report was prepared as an account of work sponsored by an agency of the United

More information

Designing Next Generation Test Systems An In-Depth Developers Guide

Designing Next Generation Test Systems An In-Depth Developers Guide An In-Depth Developers Guide Designing Next Generation Test Systems An In-depth Developers Guide Contents Section 1 Executive Summary Chapter 1 Increasing Design Complexity...1-1 Shorter Product Development

More information

Real-Time Systems and Intel take industrial embedded systems to the next level

Real-Time Systems and Intel take industrial embedded systems to the next level Solution brief Industrial IoT (IIoT) Embedded Software and Systems Real-Time Systems and Intel take industrial embedded systems to the next level Innovative hypervisor and partitioning software increases

More information

Supporting Time-sensitive Applications on a Commodity OS

Supporting Time-sensitive Applications on a Commodity OS Supporting Time-sensitive Applications on a Commodity OS Ashvin Goel, Luca Abeni, Charles Krasic, Jim Snow, Jonathan Walpole Department of Computer Science and Engineering Oregon Graduate Institute, Portland

More information

High-Speed Distributed Digital Instrumentation System

High-Speed Distributed Digital Instrumentation System High-Speed Distributed Digital Instrumentation System Item Type text; Proceedings Authors Donlan, Brian; Baumgartner, Michael Publisher International Foundation for Telemetering Journal International Telemetering

More information

RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters

RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end

More information

Reference Model and Scheduling Policies for Real-Time Systems

Reference Model and Scheduling Policies for Real-Time Systems ESG Seminar p.1/42 Reference Model and Scheduling Policies for Real-Time Systems Mayank Agarwal and Ankit Mathur Dept. of Computer Science and Engineering, Indian Institute of Technology Delhi ESG Seminar

More information

Rab Nawaz Khan Jadoon

Rab Nawaz Khan Jadoon OS Kernel, Instruction Execution and Interrupt Processing Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Operating System Concepts Operating System

More information

LabVIEW Graphical Programming

LabVIEW Graphical Programming LabVIEW Graphical Programming Fourth Edition Gary W. Johnson Richard Jennings McGraw-Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney

More information

The Next Evolution of Instrumentation for Microwave Test. Jin Bains RF R&D Director National Instruments

The Next Evolution of Instrumentation for Microwave Test. Jin Bains RF R&D Director National Instruments The Next Evolution of Instrumentation for Microwave Test Jin Bains RF R&D Director National Instruments The Complexity of Testing Systems of Systems www.airbus.com www.esa.int EISCAT_3D A European 3D Imaging

More information

CEC 450 Real-Time Systems

CEC 450 Real-Time Systems CEC 450 Real-Time Systems Lecture 6 Accounting for I/O Latency September 28, 2015 Sam Siewert A Service Release and Response C i WCET Input/Output Latency Interference Time Response Time = Time Actuation

More information

Computer Hardware Requirements for Real-Time Applications

Computer Hardware Requirements for Real-Time Applications Lecture (4) Computer Hardware Requirements for Real-Time Applications Prof. Kasim M. Al-Aubidy Computer Engineering Department Philadelphia University Real-Time Systems, Prof. Kasim Al-Aubidy 1 Lecture

More information

Continuous Data Recording on Fast Real-Time Systems

Continuous Data Recording on Fast Real-Time Systems EFDA JET CP(09)04/07 L. Zabeo, F. Sartori, A. Neto, F. Piccolo, D. Alves, R. Vitelli, A. Barbalace, G. De Tommasi and JET EFDA contributors Continuous Data Recording on Fast Real-Time Systems This document

More information

PXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems Silicon Valley Test Conference

PXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems Silicon Valley Test Conference PXI Tsunami in Semiconductor ATE Michael Dewey Geotest Marvin Test Systems miked@geotestinc.com Silicon Valley Test Conference 2012 1 Agenda Geotest background Semiconductor market and trends PXI for semiconductor

More information

DAQ SYSTEM FOR GYROLASER

DAQ SYSTEM FOR GYROLASER Bachir Bouhadef 1 Analog input channels : Icw, Iccw and Sagnac @ 5 khz. Control parameters ( >10 ) @ 1 Hz. Sagnac Icw Iccw 2 NI PXI-8106 RT : 2.16 GHz Intel Core 2 Duo T7400 With LabVIEW Real-Time 3 What

More information

MicroTCA / AMC Solutions for Real-Time Data Acquisition

MicroTCA / AMC Solutions for Real-Time Data Acquisition THE MAGAZINE OF RECORD FOR THE EMBEDDED COMPUTING INDUSTRY May 2013 TECHNOLOGY IN SYSTEMS MicroTCA / AMC Solutions for Real-Time Data Acquisition MicroTCA has evolved out of the world of ATCA to become

More information

VxWin RT. KUKA Roboter GmbH Blücherstrasse 144 D Augsburg Folie 1

VxWin RT. KUKA Roboter GmbH Blücherstrasse 144 D Augsburg Folie 1 VxWin RT VxWorks Windows KUKA Roboter GmbH Blücherstrasse 144 D-86165 Augsburg Folie 1 Why PC-based control? OMAC: Open, Modular Architecture Controllers White Paper published in 1994 by GM, Ford and Chrysler

More information

VIBBOX. 32, 48, or 64-Channel Sound & Vibration Solution Expansion to 256 Channels. Key Feature of Each VIBbox: Table 1. Key Features of VIBbox Models

VIBBOX. 32, 48, or 64-Channel Sound & Vibration Solution Expansion to 256 Channels. Key Feature of Each VIBbox: Table 1. Key Features of VIBbox Models VIBBOX 32, 48, or 64-Channel Sound & Vibration Solution Expansion to 256 Channels VIBbox is a high-accuracy, high channel count, dynamic signal analyzer system for sound and vibration applications. Each

More information

XMEGA Series Of AVR Processor. Presented by: Manisha Biyani ( ) Shashank Bolia (

XMEGA Series Of AVR Processor. Presented by: Manisha Biyani ( ) Shashank Bolia ( XMEGA Series Of AVR Processor Presented by: Manisha Biyani (200601217) Shashank Bolia (200601200 Existing Microcontrollers Problems with 8/16 bit microcontrollers: Old and inefficient architecture. Most

More information

Chapter 2 Computer-System Structure

Chapter 2 Computer-System Structure Contents 1. Introduction 2. Computer-System Structures 3. Operating-System Structures 4. Processes 5. Threads 6. CPU Scheduling 7. Process Synchronization 8. Deadlocks 9. Memory Management 10. Virtual

More information