Software Development Using Full System Simulation with Freescale QorIQ Communications Processors
|
|
|
- Elizabeth Carter
- 5 years ago
- Views:
Transcription
1 Patrick Keliher, Simics Field Application Engineer Software Development Using Full System Simulation with Freescale QorIQ Communications Processors Wind River. All Rights Reserved.
2 Agenda Introduction The Virtues of Virtual Platforms Simics Technical Overview Simulating and Testing Complete Systems Conclusion Wind River. All Rights Reserved.
3 Go Ahead Break the Rules & Enable Change Wind River. All Rights Reserved. Do what is not possible with physical hardware
4 What Is Wind River Simics? Simics is a full system simulator used by software developers to simulate the hardware of large and complex electronic systems. Target Hardware Simics Simulate any size target system. Run unmodified target binaries. Use groundbreaking debugging techniques. Simics allows you to break the rules of embedded development. of Wind River. All Rights Reserved.
5 Agenda Introduction The Virtues of Virtual Platforms Simics Technical Overview Simulating and Testing Complete Systems Conclusion Wind River. All Rights Reserved.
6 Why do it Virtually? Manipulate your systems in ways that you can t with physical hardware Control time and space Debug the system as a whole Full accessible Fully customizable Archivable and Restorable Repeatable Wind River. All Rights Reserved.
7 Imagine If You Could Reduce your time-to-market by 66%. Reduce your debug time by 35%. Reduce your development target costs by 45%. Debug software before hardware exists Try out your software on a new chip before silicon exists Integrate and test your system before the system exists Enable agile and iterative development Easily manage and configure large systems-of-systems Easily debug large systemsof-systems Provide target hardware for every team member Try out several hardware configurations before you commit to one Equip sales and tech support with inexpensive and flexible virtual targets Wind River. All Rights Reserved.
8 Imagine If You Could Shift your schedules left. Enable agile and iterative development parallelize work. Begin software development before hardware is available. Replace big-bang integration with incremental integration. Have full system available months in advance of target hardware Wind River. All Rights Reserved.
9 DRIVE QUALITY SOONER With hardware only With virtualized software development # of Defects Removed More defects found in develop phase Product ships earlier Customer ship date Fewer defects found during integration Higher quality Development starts earlier Software Development Integration and Test Deployed Time Wind River. All Rights Reserved.
10 Simics Transforms the Product Life Cycle Integrate & Test Fault injection Shift to continuous integration Automated build & test Deliver Deliver to ISVs and trainers before production. Maintain Maintain legacy products and duplicate customer configurations. Design Carry out unlimited exploration seeded from the previous generation. Develop Reduce time for bug reproduction and isolation Co-develop software and hardware using an iterative or agile process. Maintain Deliver Design TTM TCO CapEx OpEx Integrate and Test Develop Wind River. All Rights Reserved.
11 Traditional Hardware/Software Product Lifecycle Define Develop Deploy HW Spec. Architecture Design Multiple Design Spins???? Final Rev HW Customers Architectural Investigation Hardware Development Integration & Test Partners Product Spec. Software Development SW Spec. Firmware: Boot code Diagnostics Drivers BSP Application Development Sales Support Marketing Wind River. All Rights Reserved.
12 How Virtualized Systems Development Reduces Risks and Costs Define HW Spec. Multiple Architecture Design Design Spins Develop Final Rev HW Deploy Customers Architectural Investigation Progressive Integration & Test Product Spec. SW Spec. Firmware: BSP Boot code Diagnostics Drivers Application Development To Ecosystem & Customers Documents Demos Training Support Partners Sales Support Marketing Wind River. All Rights Reserved.
13 Agenda Introduction The Virtues of Virtual Platforms Simics Technical Overview Simulating and Testing Complete Systems Conclusion Wind River. All Rights Reserved.
14 Characteristics of Simics Target Software Firmware, hypervisor, RTOS, middleware, application code Unmodified Target Software Binary Model of Target Hardware Including All Devices Target Hardware CPU (or SoC), memory, interrupt controller, system controller, Ethernet controller, PCIe, SRIO, VME, MIL/STD1553, etc. Wind River Simics Very high performance Functionally accurate Runs unmodified target software Wind River. All Rights Reserved.
15 Customer Value Simulate Any Size Embedded System Processor and Memory SoC Devices Complete Boards Devices, Complete Systems Racks of Boards, and Networks and Backplanes System Complexity Wind River. All Rights Reserved.
16 Freescale QorIQ High-Level Roadmap Wind River. All Rights Reserved.
17 Shiny Old PowerPC Hardware Image courtesy RTC Magazine, Wind River. All Rights Reserved.
18 Detailed QorIQ Roadmap Wind River. All Rights Reserved.
19 Simics Key Differentiators High Performance: Fast enough to run real system software loads High Fidelity: Functionally accurate and software transparent Full System Visibility: Every state change visible and modifiable Run-to-Run Repeatability and Control: Hardware state, input-output streams, and time are controlled and replayable Scalability: Virtualization of any system Target Software Application Stack Target Firmware, Operating System, Hypervisor Real-World Equipment Virtual Platform Models Simics Adaptive Simulation Platform Scripting API Eclipse API Co- Simulation Enterprise Integration Wind River. All Rights Reserved.
20 Agenda Introduction The Virtues of Virtual Platforms Simics Technical Overview Simulating and Testing Complete Systems Conclusion Wind River. All Rights Reserved.
21 Technology Fundamentals User program The software can t tell the difference Identical build tools chain Runs binaries from real target Complete production software Virtual hardware Java VM Operating system Drivers CPU System bus PIC CPU Timer DB Hardware abstraction layer CPU Crypto Middleware PCIe RapidIO Boot firmware Ethernet Serial Graphics RAM FLASH DMA I2C ADC/DAC Hardware Wind River. All Rights Reserved.
22 DDR RAM FPGA Flash Simics follows Real-World Structure System Board 1 System SoC 1 CPU Ser PIC PCI Time FPGA Flash Board 1 Ethernet Board 2 CPU Eth Eth DDR RAM PHY PHY SoC 1 Eth link etc PHY PHY Ethernet CPU complex Eth Ser PCI Time Eth SoC 2 CPU PHY Eth PIC PCI Time Board 2 Flash DDR RAM CPU CPU PIC Simics models are built using the same logical hierarchy of components as the physical system Ser Acc SCSI HDD Fully supports systems of systems, and multiple levels of system packaging Easy for end users to manipulate Wind River. All Rights Reserved.
23 Simics System Panel Hardware unit front panel Modeling lights and displays and buttons found on the front (typically) of a real system Showing parts of state now shown on physical system front panel Simulation feature control Control panel for simulation extensions and features not directly part of a hardware unit Simulation models Target system state Showing parts of state now shown on physical system front panel Wind River. All Rights Reserved.
24 Powerful Simics Debugging Synchronous stop for the entire system Ultimate repeatability Reverse debugging Unlimited and powerful breakpoints Trace everything Insight into all devices break x 0x0000 length 0x1F00 break-io uart0 break-exception int13 break-log spec violation Wind River. All Rights Reserved.
25 Simics Analyzer Demonstrating two different ways to handle a hardware device. The red alternative is using a regular Linux device driver and spends most of its time in the kernel The green alternative is accessing the hardware directly from user space using an mmap() setup, leading to very little kernel time (and better latency). Looking at different aspects of the target system state, such as hardware registers, device state, and software threads running Wind River. All Rights Reserved.
26 Agenda Introduction The Virtues of Virtual Platforms Simics Technical Overview Simulating and Testing Complete Systems Conclusion Wind River. All Rights Reserved.
27 Simics Revolutionizes the Software Development Process Through Full-System Simulation Reduce your time-to-market by 66%. Reduce your debug time by 35%. Reduce your development target costs by 45% Wind River. All Rights Reserved.
Wind River. All Rights Reserved.
1 Using Simulation to Develop and Maintain a System of Connected Devices Didier Poirot Simics Technical Account Manager THE CHALLENGES OF DEVELOPING CONNECTED ELECTRONIC SYSTEMS 3 Mobile Networks Update
Simplifying the Development and Debug of 8572-Based SMP Embedded Systems. Wind River Workbench Development Tools
Simplifying the Development and Debug of 8572-Based SMP Embedded Systems Wind River Workbench Development Tools Agenda Introducing multicore systems Debugging challenges of multicore systems Development
10 Steps to Virtualization
AN INTEL COMPANY 10 Steps to Virtualization WHEN IT MATTERS, IT RUNS ON WIND RIVER EXECUTIVE SUMMARY Virtualization the creation of multiple virtual machines (VMs) on a single piece of hardware, where
Wind River Simics for Software Development
Wind River Simics for Software Development Jakob Engblom, Technical Marketing Manager, Wind River Simics Table of Contents Executive Summary...1 The Power of a Virtual Platform...1 Simics Features for
VXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
WIND RIVER SIMICS TABLE OF CONTENTS WHEN IT MATTERS, IT RUNS ON WIND RIVER FULL SYSTEM SIMULATION
AN INTEL COMPANY WIND RIVER SIMICS Wind River Simics creates a shared platform for software development by simulating your full target system. A Simics simulation of a target system can run unmodified
Next Generation Enterprise Solutions from ARM
Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
Software Quality is Directly Proportional to Simulation Speed
Software Quality is Directly Proportional to Simulation Speed CDNLive! 11 March 2014 Larry Lapides Page 1 Software Quality is Directly Proportional to Test Speed Intuitively obvious (so my presentation
Simulation Based Analysis and Debug of Heterogeneous Platforms
Simulation Based Analysis and Debug of Heterogeneous Platforms Design Automation Conference, Session 60 4 June 2014 Simon Davidmann, Imperas Page 1 Agenda Programming on heterogeneous platforms Hardware-based
ENVISION TECHNOLOGY CONFERENCE. Functional intel (ia) BLA PARTHAS, INTEL PLATFORM ARCHITECT
ENVISION TECHNOLOGY CONFERENCE Functional Safety @ intel (ia) BLA PARTHAS, INTEL PLATFORM ARCHITECT Legal Notices & Disclaimers This document contains information on products, services and/or processes
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits Overview ß Embedded Design Challenges ß Xilinx Embedded Platforms for Embedded Processing ß Introducing Spartan-6 and Virtex-6 FPGA Embedded Kits
Using a Hypervisor to Manage Multi-OS Systems Cory Bialowas, Product Manager
Using a Hypervisor to Manage Multi-OS Systems Cory Bialowas, Product Manager cory.bialowas@windriver.com Trends, Disruptions and Opportunity Wasn t life simple? Single-OS: SMP OS OS CPU Single Core Virtualization
MIL-STD-1553 (T4240/T4160/T4080) 12/8/4 2 PMC/XMC 2.0 WWDT, ETR, RTC, 4 GB DDR3
Rugged 6U VME Single-Slot SBC Freescale QorIQ Multicore SOC 1/8/4 e6500 Dual Thread Cores (T440/T4160/T4080) Altivec Unit Secure Boot and Trust Architecture.0 4 GB DDR3 with ECC 56 MB NOR Flash Memory
ARM TrustZone for ARMv8-M for software engineers
ARM TrustZone for ARMv8-M for software engineers Ashok Bhat Product Manager, HPC and Server tools ARM Tech Symposia India December 7th 2016 The need for security Communication protection Cryptography,
Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World
I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx
Software Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
Using Virtual Platforms To Improve Software Verification and Validation Efficiency
Using Virtual Platforms To Improve Software Verification and Validation Efficiency Odin Shen Staff FAE Arm Arm Tech Symposia Taiwan 2017 Software complexity and best practices Software Costs Increasing
C912 Freescale QorIQ T4 3U VPX SBC
Freescale QorIQ T4 3U VPX SBC Rugged 3U VPX Single-Slot SBC Freescale QorIQ Multicore SOC Processor 8/4 e6500 Dual Thread Cores (T4160/T4080) AltiVec Unit Memory Resources 4 GB DDR3 @ 1600 MT/s with ECC,
Welcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use
Welcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use in developing software for MIPS Cores 1 I want to make
Profiling and Debugging OpenCL Applications with ARM Development Tools. October 2014
Profiling and Debugging OpenCL Applications with ARM Development Tools October 2014 1 Agenda 1. Introduction to GPU Compute 2. ARM Development Solutions 3. Mali GPU Architecture 4. Using ARM DS-5 Streamline
Embedded Hardware and Software
Embedded Hardware and Software Saved by a Common Language? Nithya A. Ruff, Director, Product Marketing 10/11/2012, Toronto Synopsys 2012 1 Synopsys Industry Leadership $1,800 $1,600 $1,400 $1,200 $1,000
An Intelligent NIC Design Xin Song
2nd International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2016) An Intelligent NIC Design Xin Song School of Electronic and Information Engineering Tianjin Vocational
The Missing Piece of Virtualization. I/O Virtualization on 10 Gb Ethernet For Virtualized Data Centers
The Missing Piece of Virtualization I/O Virtualization on 10 Gb Ethernet For Virtualized Data Centers Agenda 10 GbE Adapters Built for Virtualization I/O Throughput: Virtual & Non-Virtual Servers Case
C900 PowerPC G4+ Rugged 3U CompactPCI SBC
C900 PowerPC G4+ Rugged 3U CompactPCI SBC Rugged 3U CompactPCI SBC PICMG 2.0, Rev. 3.0 Compliant G4+ PowerPC 7447A/7448 Processor @ 1.1 Ghz with AltiVec Technology Marvell MV64460 Discovery TM III System
C901 PowerPC MPC7448 3U CompactPCI SBC
C901 PowerPC MPC7448 3U CompactPCI SBC Rugged 3U CompactPCI SBC PowerPC 7448 @ 1.4 GHz, 1.0 GHz, or 600 MHz, with AltiVec Technology 166 MHz MPX Bus Marvell MV64460 Discovery TM III System Controller One
Projects on the Intel Single-chip Cloud Computer (SCC)
Projects on the Intel Single-chip Cloud Computer (SCC) Jan-Arne Sobania Dr. Peter Tröger Prof. Dr. Andreas Polze Operating Systems and Middleware Group Hasso Plattner Institute for Software Systems Engineering
MQX -celeration RTOS-integrated solutions
QoriQ Power Architecture i.mx ColdFire mc56f8xx / 8xxx 9S12 9S08 9RS08 MQX -celeration RTOS-integrated solutions Freescale MQX Software Solutions Freescale streamlines embedded design with a complimentary
PowerQUICC Simplifies Industrial Deterministic Protocols and Applications
June, 2007 PowerQUICC Simplifies Industrial Deterministic Protocols and Applications Donna Imam, Industrial Market Development Manager Networking Systems Division, NCSG Outline Industrial market trends
Live Demo: A New Hardware- Based Approach to Secure the Internet of Things
SESSION ID: CCS-W04 Live Demo: A New Hardware- Based Approach to Secure the Internet of Things Cesare Garlati Chief Security Strategist prpl Foundation @CesareGarlati Securing the Internet of (broken)
MIL-STD-1553 (T4240/T4160/T4080) 12/8/4 2 PMC/XMC 2.0 WWDT, ETR, RTC, 4 GB DDR3
C11 Rugged 6U VPX Single-Slot SBC Freescale QorIQ Multicore SOC 1/8/4 e6500 Dual Thread Cores (T440/T4160/T4080) Altivec Unit Secure Boot and Trust Architecture.0 4 GB DDR3 with ECC 56 MB NOR Flash Memory
Wai Chee Wong Sr.Member of Technical Staff Freescale Semiconductor. Raghu Binnamangalam Sr.Technical Marketing Engineer Cadence Design Systems
Wai Chee Wong Sr.Member of Technical Staff Freescale Semiconductor Raghu Binnamangalam Sr.Technical Marketing Engineer Cadence Design Systems Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior,
Early Software Development Through Emulation for a Complex SoC
Early Software Development Through Emulation for a Complex SoC FTF-NET-F0204 Raghav U. Nayak Senior Validation Engineer A P R. 2 0 1 4 TM External Use Session Objectives After completing this session you
The Next Steps in the Evolution of Embedded Processors
The Next Steps in the Evolution of Embedded Processors Terry Kim Staff FAE, ARM Korea ARM Tech Forum Singapore July 12 th 2017 Cortex-M Processors Serving Connected Applications Energy grid Automotive
RTOS, Linux & Virtualization Wind River Systems, Inc.
taeyong.kim@windriver.com RTOS, Linux & Virtualization 2008 Wind River Systems, Inc. Simple Board Simple Code 2 2008 Wind River Systems, Inc. start: /* disable interrupts in CPU and switch to SVC32 mode
Virtual Hardware ECU How to Significantly Increase Your Testing Throughput!
Virtual Hardware ECU How to Significantly Increase Your Testing Throughput! Elektrobit Tech Day Jason Niatas Synopsys Inc. July 27, 2017 2017 Synopsys, Inc. 1 Agenda Automotive electronic evolution and
Implementing debug. and trace access. through functional I/O. Alvin Yang Staff FAE. Arm Tech Symposia Arm Limited
Implementing debug and trace access through functional I/O Alvin Yang Staff FAE Arm Tech Symposia 2017 Agenda Debug and trace access limitations A new approach Protocol based Bare metal vs mission mode
Maximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
Virtual Platforms, Simulators and Software Tools
Virtual Platforms, Simulators and Software Tools DAC San Francisco June 2018 Simon Davidmann Imperas Software Ltd Page 1 Agenda Introduction to Imperas Embedded Software Development Challenges Range of
Eclipse Tool Chain for Smart Development of High-Tech / Low Cost Embedded Systems
Eclipse Tool Chain for Smart Development of High-Tech / Low Cost Embedded Systems IS2T Technologies Tools Design Concept Benefits References & awards Nantes, 20 p., international presence History 2004:
Virtual Platform Software Simulation for Enhanced Multi-core Software Verification
Virtual Platform Software Simulation for Enhanced Multi-core Software Verification Simon Davidmann Company: Imperas Software Ltd, 17 March 2014 Event: TVS Software Testing Location: UWE Conference Centre,
OCP Engineering Workshop - Telco
OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,
Boundary Scan: Technology Update
ASSET InterTech, Inc. Boundary Scan: Technology Update Doug Kmetz Sales Engineer ASSET InterTech, Inc. Agilent Boundary Scan User Group Meeting May 5, 2010 Overview ASSET InterTech Driving Embedded Instrumentation
On-Chip Debugging of Multicore Systems
Nov 1, 2008 On-Chip Debugging of Multicore Systems PN115 Jeffrey Ho AP Technical Marketing, Networking Systems Division of Freescale Semiconductor, Inc. All other product or service names are the property
Looking ahead with IBM i. 10+ year roadmap
Looking ahead with IBM i 10+ year roadmap 1 Enterprises Trust IBM Power 80 of Fortune 100 have IBM Power Systems The top 10 banking firms have IBM Power Systems 9 of top 10 insurance companies have IBM
Designing Security & Trust into Connected Devices
Designing Security & Trust into Connected Devices Eric Wang Sr. Technical Marketing Manager Tech Symposia China 2015 November 2015 Agenda Introduction Security Foundations on ARM Cortex -M Security Foundations
C6100 Ruggedized PowerPC VME SBC
C6100 Ruggedized PowerPC VME SBC Rugged 6U VME Single Slot SBC Conduction and Air-Cooled Versions Two Asynchronous Serial Interfaces Four 32-Bit Timers G4 MPC7457 PowerPC with AltiVec Technology @ up to
WIND RIVER NETWORKING SOLUTIONS
WIND RIVER NETWORKING SOLUTIONS TRANSFORMING THE NETWORK Businesses of all kinds are benefitting from the transformation of the networks they rely on, from LANs to WANs. Those network transformations are
Designing Security & Trust into Connected Devices
Designing Security & Trust into Connected Devices Rob Coombs Security Marketing Director TechCon 11/10/15 Agenda Introduction Security Foundations on Cortex-M Security Foundations on Cortex-A Use cases
Creating hybrid FPGA/virtual platform prototypes
Creating hybrid FPGA/virtual platform prototypes Know how to use the PCIe-over-Cabling interface in its HAPS-60-based system to create a new class of hybrid prototypes. By Troy Scott Product Marketing
New Approaches to Connected Device Security
New Approaches to Connected Device Security Erik Jacobson Architecture Marketing Director Arm Arm Techcon 2017 - If you connect it to the Internet, someone will try to hack it. - If what you put on the
Intel Open Network Platform. Recep Ozdag Intel Networking Division May 8, 2013
Intel Open Network Platform Recep Ozdag Intel Networking Division May 8, 2013 Agenda Traditional Networking vs. SDN Intel Open Network Platform (ONP) Introduction SDN Use Cases Future of ONP Traditional
Why Use Simulation? Simics & dark2 Assignment 1. What is a Simulator? Full-System Simulation
Simics & dark2 Assignment 1 Håkan Zeffer Uppsala University, Sweden zeffer@it.uu.se Why Use Simulation? Understanding real systems More inspectable Less dangerous Fault injection Debugging Prototype HW
FLUID COMPUTING. ARC FORUM, India Ricky Watts Director of Industrial Solutions, Wind River IN A SOFTWARE-DEFINED WORLD
FLUID COMPUTING IN A SOFTWARE-DEFINED WORLD ARC FORUM, India Ricky Watts Director of Industrial Solutions, Wind River Chemical Sector Commercial Building Sector Communications Sector Critical Manufacturing
Using Wind River Simics * Virtual Platforms to Accelerate Firmware Development PTAS003
Using Wind River Simics * Virtual Platforms to Accelerate Firmware Development Steven Shi, Senior Firmware Engineer, Intel Chunrong Lai, Software Engineer, Intel Alexander Y. Belousov, Engineer Manager,
High-Performance, Highly Secure Networking for Industrial and IoT Applications
High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications
RapidIO.org Update. Mar RapidIO.org 1
RapidIO.org Update rickoco@rapidio.org Mar 2015 2015 RapidIO.org 1 Outline RapidIO Overview & Markets Data Center & HPC Communications Infrastructure Industrial Automation Military & Aerospace RapidIO.org
RiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
Designing Security & Trust into Connected Devices
Designing Security & Trust into Connected Devices Eric Wang Senior Technical Marketing Manager Shenzhen / ARM Tech Forum / The Ritz-Carlton June 14, 2016 Agenda Introduction Security Foundations on Cortex-A
Solaris Engineered Systems
Solaris Engineered Systems SPARC SuperCluster Introduction Andy Harrison andy.harrison@oracle.com Engineered Systems, Revenue Product Engineering The following is intended to outline
IBM s statements regarding its plans, directions, and intent are subject to change or withdrawal without notice at IBM s sole discretion.
Please note Copyright 2018 by International Business Machines Corporation (IBM). No part of this document may be reproduced or transmitted in any form without written permission from IBM IBM s statements
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator FPGA Kongress München 2017 Martin Heimlicher Enclustra GmbH Agenda 2 What is Visual System Integrator? Introduction Platform
Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews
Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,
Introduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI
Introduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center
SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center Jeff Defilippi Senior Product Manager Arm #Arm Tech Symposia The Cloud to Edge Infrastructure Foundation for a World of 1T Intelligent
Discover the IBM SoftLayer bare metal advantage. Pranesh Medilall Partner Enablement Specialist
Discover the IBM SoftLayer bare metal advantage Pranesh Medilall Partner Enablement Specialist What is IBM SoftLayer? 2 SoftLayer, an IBM Company, provides Infrastructure as a Service (IaaS) based on bare
C111 Freescale QorIQ T4 6U VME SBC
Freescale QorIQ T4 6U VME SBC Rugged 6U VME 2eSST Single-Slot SBC Freescale QorIQ Multicore SOC - 12/8 e6500 Dual Thread Cores (T4240/T4160) - AltiVec Unit Memory - 4 GB DDR3 SDRAM (optional up to 16 GB)
WIND RIVER TITANIUM CLOUD FOR TELECOMMUNICATIONS
WIND RIVER TITANIUM CLOUD FOR TELECOMMUNICATIONS Carrier networks are undergoing their biggest transformation since the beginning of the Internet. The ability to get to market quickly and to respond to
Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics
Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use
Introduction to Embedded Systems
Introduction to Embedded Systems Outline Embedded systems overview What is embedded system Characteristics Elements of embedded system Trends in embedded system Design cycle 2 Computing Systems Most of
Implementing Secure Software Systems on ARMv8-M Microcontrollers
Implementing Secure Software Systems on ARMv8-M Microcontrollers Chris Shore, ARM TrustZone: A comprehensive security foundation Non-trusted Trusted Security separation with TrustZone Isolate trusted resources
SharePoint Development Web Development Generate from Usage. Cloud Development Windows Development Office Development
Silverlight Tools SharePoint Development Web Development Generate from Usage New WPF Editor Multi-core Development Cloud Development Windows Development Office Development Customizable IDE UI Test Automation
DoCD IP Core. DCD on Chip Debug System v. 6.02
2018 DoCD IP Core DCD on Chip Debug System v. 6.02 C O M P A N Y O V E R V I E W Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and
The special radiation-hardened processors for new highly informative experiments in space
Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.
Ensemble 6000 Series OpenVPX HCD6210 Dual QorIQ T4240 Processing Module
Ensemble 6000 Series OpenVPX HCD6210 Dual QorIQ T4240 Processing Module Next-Generation High Density Processing With I/O in a Single VPX slot OpenVPX The Ensemble 6000 Series OpenVPX HCD6210 High Compute
Getting Started with FreeRTOS BSP for i.mx 7Dual
Freescale Semiconductor, Inc. Document Number: FRTOS7DGSUG User s Guide Rev. 0, 08/2015 Getting Started with FreeRTOS BSP for i.mx 7Dual 1 Overview The FreeRTOS BSP for i.mx 7Dual is a Software Development
Azure DevOps. Randy Pagels Intelligent Cloud Technical Specialist Great Lakes Region
Azure DevOps Randy Pagels Intelligent Cloud Technical Specialist Great Lakes Region What is DevOps? People. Process. Products. Build & Test Deploy DevOps is the union of people, process, and products to
Zynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
Trustzone Security IP for IoT
Trustzone Security IP for IoT Udi Maor CryptoCell-7xx product manager Systems & Software Group ARM Tech Forum Singapore July 12 th 2017 Why is getting security right for IoT so important? When our everyday
Getting the Most out of Advanced ARM IP. ARM Technology Symposia November 2013
Getting the Most out of Advanced ARM IP ARM Technology Symposia November 2013 Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block are now Sub-Systems Cortex
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator Embedded Computing Conference 2017 Matthias Frei zhaw InES Patrick Müller Enclustra GmbH 5 September 2017 Agenda Enclustra introduction
Multi-protocol controller for Industry 4.0
Multi-protocol controller for Industry 4.0 Andreas Schwope, Renesas Electronics Europe With the R-IN Engine architecture described in this article, a device can process both network communications and
Kinetic Open Storage Platform: Enabling Break-through Economics in Scale-out Object Storage PRESENTATION TITLE GOES HERE Ali Fenn & James Hughes
Kinetic Open Storage Platform: Enabling Break-through Economics in Scale-out Object Storage PRESENTATION TITLE GOES HERE Ali Fenn & James Hughes Seagate Technology 2020: 7.3 Zettabytes 56% of total = in
FPGA Solutions: Modular Architecture for Peak Performance
FPGA Solutions: Modular Architecture for Peak Performance Real Time & Embedded Computing Conference Houston, TX June 17, 2004 Andy Reddig President & CTO andyr@tekmicro.com Agenda Company Overview FPGA
ProtoFlex: FPGA-Accelerated Hybrid Simulator
ProtoFlex: FPGA-Accelerated Hybrid Simulator Eric S. Chung, Eriko Nurvitadhi James C. Hoe, Babak Falsafi, Ken Mai Computer Architecture Lab at Multiprocessor Simulation Simulating one processor in software
Re-architecting Virtualization in Heterogeneous Multicore Systems
Re-architecting Virtualization in Heterogeneous Multicore Systems Himanshu Raj, Sanjay Kumar, Vishakha Gupta, Gregory Diamos, Nawaf Alamoosa, Ada Gavrilovska, Karsten Schwan, Sudhakar Yalamanchili College
Kontron s ARM-based COM solutions and software services
Kontron s ARM-based COM solutions and software services Peter Müller Product Line Manager COMs Kontron Munich, 4 th July 2012 Kontron s ARM Strategy Why ARM COMs? How? new markets for mobile applications
A Developer's Guide to Security on Cortex-M based MCUs
A Developer's Guide to Security on Cortex-M based MCUs 2018 Arm Limited Nazir S Arm Tech Symposia India Agenda Why do we need security? Types of attacks and security assessments Introduction to TrustZone
Optimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
Tile Processor (TILEPro64)
Tile Processor Case Study of Contemporary Multicore Fall 2010 Agarwal 6.173 1 Tile Processor (TILEPro64) Performance # of cores On-chip cache (MB) Cache coherency Operations (16/32-bit BOPS) On chip bandwidth
Real Safe Times in the Jailhouse Hypervisor Unrestricted Siemens AG All rights reserved
Siemens Corporate Technology Real Safe Times in the Jailhouse Hypervisor Real Safe Times in the Jailhouse Hypervisor Agenda Jailhouse introduction Safe isolation Architecture support Jailhouse application
Attack Your SoC Power Challenges with Virtual Prototyping
Attack Your SoC Power Challenges with Virtual Prototyping Stefan Thiel Gunnar Braun Accellera Systems Initiative 1 Agenda Part #1: Power-aware Architecture Definition Part #2: Power-aware Software Development
Release Notes for QNX Neutrino BSP for Renesas SH7785 SDK 1.0.0#
Release Notes for QNX Neutrino 6.4.0 BSP for Renesas SH7785 SDK 1.0.0# System requirements# Target system# QNX Neutrino RTOS 6.4.0 Board version: renesas sdk7785 board 128M AMD / SPANSION MirrorBit flash
DRAM and Storage-Class Memory (SCM) Overview
Page 1 of 7 DRAM and Storage-Class Memory (SCM) Overview Introduction/Motivation Looking forward, volatile and non-volatile memory will play a much greater role in future infrastructure solutions. Figure
Workload Optimized Systems: The Wheel of Reincarnation. Michael Sporer, Netezza Appliance Hardware Architect 21 April 2013
Workload Optimized Systems: The Wheel of Reincarnation Michael Sporer, Netezza Appliance Hardware Architect 21 April 2013 Outline Definition Technology Minicomputers Prime Workstations Apollo Graphics
Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop
Beyond TrustZone Security Enclaves Reed Hinkel Senior Manager Embedded Security Market Develop Part2 Security Enclaves Tech Seminars 2017 Agenda New security technology for IoT Security Enclaves CryptoIsland
Challenges for Next Generation Networking AMP Series
21 June 2011 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobilegt, PowerQUICC, QorIQ, StarCore and Symphony are trademarks
Connect Tech Inc. Александр Баковкин Инженер отдела сервисов SWD Software
Connect Tech Inc Александр Баковкин Инженер отдела сервисов SWD Software Hardware Building Blocks for your QNX Applications Celebrating 25 Years, 1985-2010 Located near Toronto, Canada CTI started as a
Hardware assisted Virtualization in Embedded
Hardware assisted Virtualization in Embedded Tanveer Alam Platform Architect Embedded Virtualization Sponsored by: & Agenda Embedded Virtualization What is embedded? Embedded specific requirements Key
Accelerate your Software Delivery Lifecycle with IBM Development and Test Environment Services
Accelerate your Software Delivery Lifecycle with IBM Development and Test Environment Services DevOps Best Practices for High-Performing Enterprises Enterprise capability for continuous software delivery