Adaptive Stream Mining: A Novel Dynamic Computing Paradigm for Knowledge Extraction
|
|
- Barnard Merritt
- 5 years ago
- Views:
Transcription
1 Adaptive Stream Mining: A Novel Dynamic Computing Paradigm for Knowledge Extraction AFOSR DDDAS Program PI Meeting Presentation PIs: Shuvra S. Bhattacharyya, University of Maryland Mihaela van der Schaar, UCLA ssb@umd.edu, mihaela@ee.ucla.edu October 1, 2013, Arlington VA Presentation version: September 30, 2013
2 UMD-UCLA Project on Adaptive Stream Mining Systems in the AFOSR Dynamic Data Driven Applications Systems (DDDAS) Program. Shuvra Bhattacharyya Expertise in real-time signal processing systems, & modelbased HW & SW design tools, dataflow methodologies. Kishan Sudusinghe, PhD student at DSPCAD/UMD. Research interest in embedded systems, and applications on machine learning and computer vision. Inkeun Cho, PhD student at DSPCAD/UMD. Research interests in embedded systems design and wireless communication systems. Mihaela van der Schaar Expertise in multimedia processing, networks & distributed systems, online learning & distributed stream mining systems. Jie Xu, PhD student at UCLA, EE Department. Research interests in stream mining, online learning and incentive design in networks. Luca Canzian, Post-doc at UCLA, EE department. Research interests in stream mining and game theory applied to wireless networks.
3 Motivation: Adaptive stream mining (ASM) and connection to dataflow (DF) graphs Relevance of DDDAS paradigm to ASM ASMDF design methodology Recent developments and results Summary Outline
4 Project Objective: Systematic Design, Implementation, and Optimization of Adaptive Stream Mining Systems
5 ASMDF: Motivation and Challenges Time Sensitive: mission critical tasks require data at run-time and need to make adaptive classifications dynamically High volume data in different context is distributed across networks with heterogeneity of content types and platforms Collaborative training and detection schemes are useful for increased accuracy Designing complex application graphs using traditional methods leads to many inefficiencies Flexibility, extensibility and adaptivity are important for sustained performance Computational efficiency: operations to perform in real-time on limited and often distributed resources
6 Project Objectives Managing dynamic and non-stationary behavior Model-based integration of topologies of classifiers into network and node level design Integration of DDDAS principles throughout the design methodology Analyze run-time statistics for accurate, goal-driven execution Online learning algorithms for data driven adaptivity Exploiting heterogeneity Dataflow modeling at the network- and node-levels to orthogonalize application and platform capabilities, and perform effective design space exploration Optimizing computational efficiency Distribute classification, signal processing, and control tasks for energy- and performance-efficient operation Design and integration of advanced dataflow scheduling techniques for efficient mapping and workload distribution
7 Contributions Design methodology, tools, and component libraries for the emerging domain of adaptive stream mining (ASM) applications. Theory and design methods for systematic integration of dynamic, data-driven operation into stream mining systems. Advanced machine learning concepts and methods for development of adaptive software systems on resource constrained heterogeneous platforms. Structured methods for network- and node-level design and analysis based on dataflow (DF) models of computation. Novel stream mining approaches to optimize real-time knowledge extraction. Natural fit to DDDAS paradigm
8 Motivation: Adaptive stream mining (ASM) and connection to dataflow (DF) graphs Relevance of DDDAS paradigm to ASM ASMDF design methodology Recent developments and results Summary Outline
9 ASM in Absence of DDDAS Stream Mining Subsystem 1 Stream Mining Subsystem 2 Node 1 Node 2 Adaptability achieved within subsystems à Lacks run-time adaptability at the system level based on monitored performance and statistics High latency due to serial processing Replicated system for different constraints Data streams applied to differently-configured parallel systems for adaptive behavior. Each system is specifically tailored for different metrics or scenarios of interest à must sacrifice scalability or accuracy (or both)
10 DDDAS impact on ASM Run-time ASM systems Run-time system provides feedback and simulation provides predictions Simulated ASM systems Simulation & runtime systems are driven deliberately based on metrics of interest Dataflow models Local data drives higher level DF models Sensors: Local/HW Systems share statistics with models and models help predict future states Models Classification models Monitoring Both local and global data configure classification Sensors: Global/ Networked Scheduling models Models can be dynamically configured Scheduling affects both local and global monitoring Monitoring models dynamically adapt to different constraints and scenarios Metrics of interest/ constraints Processing power Battery level Resource util. Bandwidth Latency Accuracy Etc. Algorithms selected based on feedback from monitoring Algorithms Different constraints enable variable sets of algorithms
11 Surveillance Applications
12 q q q q Related Work Ducasse, van der Schaar, et al. (ASMDF Team s prior work) q Adheres to resource constraints on platforms q Static instead of dynamic and based on queries with centralized and de-centralized approaches Olston et al. q Centralized approach with query based implementation q Missing dynamic component Chandrasekaran et al. q q Telegraph CQ: Dynamic but query based approach No analysis of application for accuracy trade-offs Shen et al. (ASMDF Team s prior work) q q Dynamic dataflow model to encapsulate different operating configurations with different dataflow properties Lacks support for the hierarchical design and integration of dynamically reconfigurable subsystems, which is critical in ASM
13 DDDAS Paradigm Applied to ASM Design Space Classifier topologies Dataflow graph schedules Platform configurations Network attributes Algorithms Machine learning algorithms Scheduling algorithms Signal processing algorithms DDDAS Models Dataflow models for design Classifier models for computation and classification Scheduling models for mapping and distribution Simulation models for behavior prediction and analysis Applications Multimedia processing Surveillance Cyber-Security Intelligent traffic control Seismic monitoring Online Financial analysis
14 Motivation: Adaptive stream mining (ASM) and connection to dataflow (DF) graphs Relevance of DDDAS paradigm to ASM ASMDF design methodology Recent developments and results Summary Outline
15 DDDAS Design Framework for ASM Hierarchical modeling Networks for distributed stream mining Network nodes Classifier topologies Signal processing subsystems Individual classifiers DDDAS run-time components DDDAS instrumentation components Novel design framework for distributed adaptive stream mining Lightweight Dataflow for Dynamic Data-Driven application systems Environment (LiD4E) Hierarchical, dynamic dataflow model of computation (HCFDF)
16 Adaptive Stream Mining Systems as Topologies of Classifiers R. Ducasse and M. van der Schaar. Finding it now: Construction and configuration of networked classifiers in real-time stream mining systems. In S. S. Bhattacharyya, E. F. Deprettere, R. Leupers, and J. Takala, editors, Handbook of Signal Processing Systems. Springer, second edition, 2013.
17 Dataflow-based Design for DSP A variety of development environments is based on dataflow models of computation. Applications are designed in terms of signal processing block diagrams. By using these design tools, an application designer can Develop complete functional specifications of model-based components. Verify functional correctness through model-based simulation and verification. Implement the designs on targeted platforms through supported platform-specific flows. Example from Agilent ADS tool Example from National Instruments LabVIEW Example from UC Berkeley Ptolemy
18 DSP-oriented Dataflow Models of Computation Application is modeled as a directed graph Nodes (actors) represent functions Edges represent communication channels between functions Nodes produce and consume data from edges Edges buffer data (logically) in a FIFO (first-in, first-out) fashion Data-driven execution model An actor can execute whenever it has sufficient data on its input edges. The order in which actors execute is not part of the specification The order is typically determined by the compiler, the hardware, or both. Iterative execution Body of loop to be iterated a large or infinite number of times
19 Dataflow Graphs Vertices (actors) represent computational modules Edges represent FIFO buffers Edges may have delays, implemented as initial tokens Tokens are produced and consumed on edges Different models have different rules for production (SDF à fixed, CSDF à periodic, BDF à dynamic) X Y 5 Z p 1,i c 1,i p 2,i c 2,i e 1 e 2
20 Dataflow Production and Consumption Rates X Y 5 Z p 1,i c 1,i p 2,i c 2,i e 1 e 2
21 Dataflow Graph Scheduling Assigning actors to processors, and ordering actor subsets that share common processors Here, a processor means a hardware resource for actor execution on which assigned actors are time-multiplexed Scheduling objectives include Exploiting parallelism Buffer management Minimizing power/energy consumption Managing thermal constraints
22 Proc Schedule and Schedule Modeling Example Proc 2 Proc Self-Timed Schedule Proc 1: (1, 2, 3, 4, 6) Proc 2: (5, 7, 8) Proc 3: (9) Self-timed schedule and its IPC graph Every edge (x, y) induces the following precedence constraint: start(y, k) start(x, k delay((x, y)) + t(x) 1 2r s 1 4s 2 4s s 1 7r 1 7 8r 1 8 IPC Graph 9r 1 9
23 Motivation: Adaptive stream mining (ASM) and connection to dataflow (DF) graphs Relevance of DDDAS paradigm to ASM ASMDF design methodology Recent developments and results Summary Outline
24 DDDAS Design Framework for ASM Hierarchical modeling Networks for distributed stream mining Network nodes Classifier topologies Signal processing subsystems Individual classifiers DDDAS run-time components DDDAS instrumentation components Novel framework for distributed adaptive stream mining Lightweight Dataflow for Dynamic Data-Driven application systems Environment (LiD4E) Hierarchical, dynamic dataflow model of computation (HCFDF)
25 Background: Core Functional Dataflow (CFDF) Divide actors into sets of modes [Plishker 2008] Each mode has a fixed consumption and production behavior, but actors may dynamically switch between modes. Enabling conditions and computation associated for each mode Including next mode to enable and then invoke For example, consider a standard Switch: Switch Actor 1 1 Switch Data Control True Output False Output [1,0] [0,1] Production & consumption behavior of switch modes Mode Consumes Produces Control Data True False Control True False Mode transition diagram between switch modes True Mode Control Mode False Mode
26 Background: Design Flow - Lightweight Dataflow (LWDF) [Shen 2010] p X 1 c p Y 2 c 2 5 Z 1 e 1 e 2 Dataflow graph application Unit testing Unit testing Actor library Communication library Graph transformation and analysis Scheduling and buffer mapping Graph-level function/ implementation validation Programmable DSP GPU FPGA SoC
27 Lightweight Dataflow Programming Approach A dataflow programming approach for model-based design and implementation of DSP systems. [Shen 2010] [Shen 2011] lightweight à minimally intrusive on existing design processes, and requires minimal dependence on specialized tools or libraries. Features Improve the productivity of the design process and the quality of derived implementations. Retargetability across different platforms. Allow designers to integrate and experiment with dataflow modeling approaches relatively quickly and flexibly within existing design methodologies and processes.
28 Dataflow Modeling: Hierarchical Core Functional Dataflow (HCFDF) q q Functionality q Enable & Invoke separation q q q Hierarchical subgraphs Unique modes within each subgraph Each mode has a unique set of invoke options (firings) q Predictable production & consumption rates at subsystem interfaces Operation q q Interface enable subset based on input Each subgraph executes until termination conditions are met
29 HCFDF Example Subgraph termination conditions
30 Developed: LiD4E Framework, v0.1 A novel design tool constructed using LiDE as a foundation Lightweight: minimal intrusion on development process Emphasis on interface-level modifications Incorporates first version of HCFDF (hierarchical core functional dataflow), enabling hierarchical construction of core functional dataflow graphs Flexible and structured support for DDDAS paradigm in ASM systems New types of decision and control actors (dataflow graph functional components) Adaptation management library Adaptive Classification Module (ACM): Computational core that dynamically varies classification modules based on data and decisions DDDAS instrumentation actors: Collect and feed back statistics to help steer subsequent reconfiguration operations
31 Implemented System: LiD4E Framework, v0.1
32 Validation: Face Detection Case Study Face detection application Mix of male and female portraits from MIT CBCL database Utilizes HCFDF to model the multi model classifier subsystem Utilizes LiD4E framework to implement and validate the framework Support vector machines (SVM) for classification Three SVM classifiers designed for: higher accuracy, low runtime, low false positive rate Each classifier subsystem can be initiated on data-driven demands based on specific thresholds Operation Read classifier parameters from a file and perform classification for comparison Constraints and operational requirements arrive into the system as a separate input stream
33 Validation Process: Experiments System specifications: 3GHz Intel Xeon with 3GB RAM and Ubuntu OS C language programming of each actor with C based associated libraries for dataflow Trained in a MATLAB implementation of classifiers Functional accuracy validated via a MATLAB simulation Terms defined: Single Run: one 19x19 image for each classifier sub system Stream Run: Sequence of three images for each classifier Performance Loss Ratio (PLR): ratio of run-times between the classifier employed (numerator) and fastest available classifier (denominator) PLR helps to measure the trade-off between adaptive and non-adaptive implementations
34 Results (seconds) Adaptability trade-off measurement
35 Classifier Specifications Classifier Features Highest Accuracy Fastest Lowest False Positive Rate Accuracy % % % Time sec sec sec Number of False Positives Number of Support Vectors 4/3436 9/3436 0/ q Each Column corresponds to a different Classifier employed q Left-most column represents features that can be configured in Support Vector Machines (SVM) to obtain different classifier configurations q Sample size is 3436 facial images from MIT CBCL database
36 Overhead of the framework Results (Continued) Falls within 0.75% %, consistently based on classifier Overhead: Average of 26% improvement in execution time for stream run Improvement due to amortization of start up overhead Improvement increases with the length of input stream Trade-offs involving scheduling strategy and classifier employed
37 Model for Distributed Stream Mining
38 Preliminary Results Percentages of mis-classifications Network intrusion Electricity Pricing Forest Cover Type AM [17] Ada [1] OnAda [2] Wang [4] DDD [9] WM [10] Blum [12] TrackExp [13] Our scheme [16]
39 Motivation: Adaptive stream mining (ASM) and connection to dataflow (DF) graphs Relevance of DDDAS paradigm to ASM ASMDF design methodology Recent developments and results Summary Outline
40 Distinguishing Features of our ASMDF Design Methodology and LiD4E Real-time stream mining capability Streams of data versus streams of queries Guaranteed determinism Enabling of high level dataflow based analysis and optimization Flexible assembly of different classifiers into arbitrary topologies Dynamic reconfiguration of classifiers Low-overhead, hierarchical dynamic dataflow framework
41 Summary Need for structured design methodologies and automated tools for dynamic, data-driven, adaptive stream mining (ASM) systems Models for classification, distribution, and scheduling need to be applied with agility and efficiency in a data-driven manner Lightweight dataflow based framework (LiD4E) and underlying HCFDF model provide new features for model-based ASM design and implementation Preliminary demonstrations of through a face detection application Ongoing research Application to object detection, recognition, and tracking (e.g., under stringent performance and energy constraints) Collaboration with AFRL --- e.g., to leverage data sets and computer vision subsystems Integrated, data-driven ASM topology adaptation, distribution, and scheduling (platform mapping) for optimized real-time operation
42 References
Design of a Dynamic Data-Driven System for Multispectral Video Processing
Design of a Dynamic Data-Driven System for Multispectral Video Processing Shuvra S. Bhattacharyya University of Maryland at College Park ssb@umd.edu With contributions from H. Li, K. Sudusinghe, Y. Liu,
More informationABSTRACT. Kishan Palintha Sudusinghe, Doctor of Philosophy, 2015
ABSTRACT Title of dissertation: DESIGN TOOLS FOR DYNAMIC, DATA-DRIVEN, STREAM MINING SYSTEMS Kishan Palintha Sudusinghe, Doctor of Philosophy, 2015 Dissertation directed by: Professor Shuvra S. Bhattacharyya
More informationA Lightweight Dataflow Approach for Design and Implementation of SDR Systems
In Proceedings of the Wireless Innovation Conference and Product Exposition, Washington DC, USA, November 2010. A Lightweight Dataflow Approach for Design and Implementation of SDR Systems Chung-Ching
More informationAn Optimized Embedded Target Detection System Using Acoustic and Seismic Sensors
An Optimized Embedded Target Detection System Using Acoustic and Seismic Sensors Kyunghun Lee, Benjamin S. Riggan, and Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, University
More informationABSTRACT. Stephen Won, Master of Science, 2012
ABSTRACT Title of thesis: A NETWORKED DATAFLOW SIMULATION ENVIRONMENT FOR SIGNAL PROCESSING AND DATA MINING APPLICATIONS Stephen Won, Master of Science, 2012 Thesis directed by: Professor Shuvra Bhattacharyya
More informationA DESIGN TOOL FOR EFFICIENT MAPPING OF MULTIMEDIA APPLICATIONS ONTO HETEROGENEOUS PLATFORMS
In Proceedings of the IEEE International Conference on Multimedia and Expo, Barcelona, Spain, July 2011. A DESIGN TOOL FOR EFFICIENT MAPPING OF MULTIMEDIA APPLICATIONS ONTO HETEROGENEOUS PLATFORMS Chung-Ching
More informationDynamic Dataflow. Seminar on embedded systems
Dynamic Dataflow Seminar on embedded systems Dataflow Dataflow programming, Dataflow architecture Dataflow Models of Computation Computation is divided into nodes that can be executed concurrently Dataflow
More informationMODELING OF BLOCK-BASED DSP SYSTEMS
MODELING OF BLOCK-BASED DSP SYSTEMS Dong-Ik Ko and Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies University of Maryland, College
More informationA Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms
A Design Framework for Mapping Vectorized Synchronous Dataflow Graphs onto CPU-GPU Platforms Shuoxin Lin, Yanzhou Liu, William Plishker, Shuvra Bhattacharyya Maryland DSPCAD Research Group Department of
More informationDesign and Synthesis for Multimedia Systems using the Targeted Dataflow Interchange Format
Design and Synthesis for Multimedia Systems using the Targeted Dataflow Interchange Format Chung-Ching Shen, Member, IEEE, Shenpei Wu, Nimish Sane, Member, IEEE, Hsiang-Huang Wu, William Plishker, Member,
More informationLecture 8 Wireless Sensor Networks: Overview
Lecture 8 Wireless Sensor Networks: Overview Reading: Wireless Sensor Networks, in Ad Hoc Wireless Networks: Architectures and Protocols, Chapter 12, sections 12.1-12.2. I. Akyildiz, W. Su, Y. Sankarasubramaniam
More informationABSTRACT. designs that are specialized to efficiently address platform-dependent constraints.
ABSTRACT Title of dissertation: HARDWARE AND SOFTWARE ARCHITECTURES FOR ENERGY- AND RESOURCE-EFFICIENT SIGNAL PROCESSING SYSTEMS Inkeun Cho, Doctor of Philosophy, 2014 Dissertation directed by: Professor
More informationChapter 12 Data-Driven Stream Mining Systems for Computer Vision
Chapter 12 Data-Driven Stream Mining Systems for Computer Vision Shuvra S. Bhattacharyya, Mihaela van der Schaar, Onur Atan, Cem Tekin and Kishan Sudusinghe Abstract In this chapter, we discuss the state
More informationSoftware Synthesis Trade-offs in Dataflow Representations of DSP Applications
in Dataflow Representations of DSP Applications Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies University of Maryland, College Park
More informationOptimal Architectures for Massively Parallel Implementation of Hard. Real-time Beamformers
Optimal Architectures for Massively Parallel Implementation of Hard Real-time Beamformers Final Report Thomas Holme and Karen P. Watkins 8 May 1998 EE 382C Embedded Software Systems Prof. Brian Evans 1
More informationFeature Article: Dynamic, Data-Driven Processing of Multispectral Video Streams
aesm-32-06-03 Feature Article: Dynamic, Data-Driven Processing of Multispectral Video Streams DOI. No. 10.1109/MAES.2017.160132 Honglei Li, Kishan Sudusinghe, Yanzhou Liu, University of Maryland College
More informationMulticore DSP Software Synthesis using Partial Expansion of Dataflow Graphs
Multicore DSP Software Synthesis using Partial Expansion of Dataflow Graphs George F. Zaki, William Plishker, Shuvra S. Bhattacharyya University of Maryland, College Park, MD, USA & Frank Fruth Texas Instruments
More informationCommunication Systems Design in Practice
Communication Systems Design in Practice Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments A Word About National Instruments Annual Revenue: $1.14 billion Global Operations: Approximately 6,870 employees;
More informationSysteMoC. Verification and Refinement of Actor-Based Models of Computation
SysteMoC Verification and Refinement of Actor-Based Models of Computation Joachim Falk, Jens Gladigau, Christian Haubelt, Joachim Keinert, Martin Streubühr, and Jürgen Teich {falk, haubelt}@cs.fau.de Hardware-Software-Co-Design
More informationMULTIDIMENSIONAL DATAFLOW GRAPH MODELING AND MAPPING FOR EFFICIENT GPU IMPLEMENTATION
In Proceedings of the IEEE Workshop on Signal Processing Systems, Quebec City, Canada, October 2012. MULTIDIMENSIONAL DATAFLOW GRAPH MODELING AND MAPPING FOR EFFICIENT IMPLEMENTATION Lai-Huei Wang 1, Chung-Ching
More informationCommunication Systems Design in Practice
Communication Systems Design in Practice Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments '87 '88 '89 '90 '91 '92 '93 '94 '95 '96 '97 '98 '99 '00 '01 '02 03 04 '05 '06 '07 '08 '09 '10 '11 '12 '13
More informationEmbedded Systems. 7. System Components
Embedded Systems 7. System Components Lothar Thiele 7-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
More informationMPSoC Design Space Exploration Framework
MPSoC Design Space Exploration Framework Gerd Ascheid RWTH Aachen University, Germany Outline Motivation: MPSoC requirements in wireless and multimedia MPSoC design space exploration framework Summary
More informationLabVIEW Based Embedded Design [First Report]
LabVIEW Based Embedded Design [First Report] Sadia Malik Ram Rajagopal Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 malik@ece.utexas.edu ram.rajagopal@ni.com
More informationAdaptive tracking of people and vehicles using mobile platforms
Ben Salem et al. EURASIP Journal on Advances in Signal Processing (2016) 2016:65 DOI 10.1186/s13634-016-0356-9 EURASIP Journal on Advances in Signal Processing RESEARCH Adaptive tracking of people and
More informationDesign Methods for Wireless Sensor Network Building Energy Monitoring Systems
6th IEEE International Workshop on Practical Issues in Building Sensor Network Applications SenseApp 2011, Bonn Design Methods for Wireless Sensor Network Building Energy Monitoring Systems Inkeun Cho
More informationSoftware Synthesis from Dataflow Models for G and LabVIEW
Software Synthesis from Dataflow Models for G and LabVIEW Hugo A. Andrade Scott Kovner Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 andrade@mail.utexas.edu
More informationMinimizing Thermal Variation in Heterogeneous HPC System with FPGA Nodes
Minimizing Thermal Variation in Heterogeneous HPC System with FPGA Nodes Yingyi Luo, Xiaoyang Wang, Seda Ogrenci-Memik, Gokhan Memik, Kazutomo Yoshii, Pete Beckman @ICCD 2018 Motivation FPGAs in data centers
More informationGen-Z Overview. 1. Introduction. 2. Background. 3. A better way to access data. 4. Why a memory-semantic fabric
Gen-Z Overview 1. Introduction Gen-Z is a new data access technology that will allow business and technology leaders, to overcome current challenges with the existing computer architecture and provide
More informationNode Prefetch Prediction in Dataflow Graphs
Node Prefetch Prediction in Dataflow Graphs Newton G. Petersen Martin R. Wojcik The Department of Electrical and Computer Engineering The University of Texas at Austin newton.petersen@ni.com mrw325@yahoo.com
More informationABSTRACT FOR SENSOR NODES
ABSTRACT Title of Document: SYNTHESIS OF EMBEDDED SOFTWARE FOR SENSOR NODES Celine Badr, Master of Science, 2006 Directed by: Professor Shuvra S. Bhattacharyya, Department of Electrical and Computer Engineering,
More informationThe Internet of Things and Factory of Future
The Internet of Things and Factory of Future Andy Chang Sr. Manager, Academic Research & Industrial Internet of Things 2 Our Mission We equip engineers and scientists with systems that accelerate productivity,
More informationDesign Space Exploration and Application Autotuning for Runtime Adaptivity in Multicore Architectures
Design Space Exploration and Application Autotuning for Runtime Adaptivity in Multicore Architectures Cristina Silvano Politecnico di Milano cristina.silvano@polimi.it Outline Research challenges in multicore
More informationCOMPUTER NETWORKS PERFORMANCE. Gaia Maselli
COMPUTER NETWORKS PERFORMANCE Gaia Maselli maselli@di.uniroma1.it Prestazioni dei sistemi di rete 2 Overview of first class Practical Info (schedule, exam, readings) Goal of this course Contents of the
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationBrainchip OCTOBER
Brainchip OCTOBER 2017 1 Agenda Neuromorphic computing background Akida Neuromorphic System-on-Chip (NSoC) Brainchip OCTOBER 2017 2 Neuromorphic Computing Background Brainchip OCTOBER 2017 3 A Brief History
More informationStavros Nikolaou. 413 Gates Hall URL: Ithaca, NY, 14853, USA Date of Birth: December, 1987
413 Gates Hall +1 6073795409 Department of Computer Science Cornell University email: snikolaou@cs.cornell.edu URL: www.cs.cornell.edu/~snikolaou Ithaca, NY, 14853, USA Date of Birth: December, 1987 Education
More informationOPERA. Low Power Heterogeneous Architecture for the Next Generation of Smart Infrastructure and Platforms in Industrial and Societal Applications
OPERA Low Power Heterogeneous Architecture for the Next Generation of Smart Infrastructure and Platforms in Industrial and Societal Applications Co-funded by the Horizon 2020 Framework Programme of the
More informationBeiHang Short Course, Part 5: Pandora Smart IP Generators
BeiHang Short Course, Part 5: Pandora Smart IP Generators James C. Hoe Department of ECE Carnegie Mellon University Collaborator: Michael Papamichael J. C. Hoe, CMU/ECE/CALCM, 0, BHSC L5 s CONNECT NoC
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationSTATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS
STATIC SCHEDULING FOR CYCLO STATIC DATA FLOW GRAPHS Sukumar Reddy Anapalli Krishna Chaithanya Chakilam Timothy W. O Neil Dept. of Computer Science Dept. of Computer Science Dept. of Computer Science The
More informationModel-based DSP Implementation on FPGAs
In Proceedings of the International Symposium on Rapid System Prototyping, Fairfax, Virginia, June 2010. Model-based DSP Implementation on FPGAs William Plishker, Chung-Ching Shen, Shuvra S. Bhattacharyya
More informationSystem-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms
System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms Hugo A. Andrade, Kaushik Ravindran, Alejandro Asenjo, Casey Weltzin NI Berkeley, NI Austin National Instruments Corporation
More informationAn Extension to the Foundation Fieldbus Model for Specifying Process Control Strategies
An Extension to the Foundation Fieldbus Model for Specifying Process Control Strategies EE382C: Embedded Software Systems, Spring 1999 Prof. Brian L. Evans Department of Electrical and Computer Engineering
More informationClasses and Inheritance in Actor- Oriented Models
Classes and Inheritance in Actor- Oriented Models Stephen Neuendorffer Edward Lee UC Berkeley Chess Review May 8, 2003 Berkeley, CA Introduction Component-based design Object-oriented components Actor-oriented
More informationCross-Layer Memory Management to Reduce DRAM Power Consumption
Cross-Layer Memory Management to Reduce DRAM Power Consumption Michael Jantz Assistant Professor University of Tennessee, Knoxville 1 Introduction Assistant Professor at UT since August 2014 Before UT
More informationProcessor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP
Processor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP Presenter: Course: EEC 289Q: Reconfigurable Computing Course Instructor: Professor Soheil Ghiasi Outline Overview of M.I.T. Raw processor
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationAdvanced Tool Architectures. Edited and Presented by Edward A. Lee, Co-PI UC Berkeley. Tool Projects. Chess Review May 10, 2004 Berkeley, CA
Advanced Tool Architectures Edited and Presented by Edward A. Lee, Co-PI UC Berkeley Chess Review May 10, 2004 Berkeley, CA Tool Projects Concurrent model-based design Giotto (Henzinger) E machine & S
More informationEnergy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS
Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS Who am I? Education Master of Technology, NTNU, 2007 PhD, NTNU, 2010. Title: «Managing Shared Resources in Chip Multiprocessor Memory
More informationJAVA Projects. 1. Enforcing Multitenancy for Cloud Computing Environments (IEEE 2012).
JAVA Projects I. IEEE based on CLOUD COMPUTING 1. Enforcing Multitenancy for Cloud Computing Environments 2. Practical Detection of Spammers and Content Promoters in Online Video Sharing Systems 3. An
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationEuropean Network on New Sensing Technologies for Air Pollution Control and Environmental Sustainability - EuNetAir COST Action TD1105
European Network on New Sensing Technologies for Air Pollution Control and Environmental Sustainability - EuNetAir COST Action TD1105 A Holistic Approach in the Development and Deployment of WSN-based
More informationThe Dataflow Interchange Format: Towards Co-design of DSP-oriented Dataflow Models and Transformations
The Dataflow Interchange Format: Towards Co-design of DSP-oriented Dataflow Models and Transformations Shuvra S. Bhattacharyya Maryland DSPCAD Research Group http://www.ece.umd.edu/dspcad/home/dspcad.htm
More informationOptimizing Capacity-Heterogeneous Unstructured P2P Networks for Random-Walk Traffic
Optimizing Capacity-Heterogeneous Unstructured P2P Networks for Random-Walk Traffic Chandan Rama Reddy Microsoft Joint work with Derek Leonard and Dmitri Loguinov Internet Research Lab Department of Computer
More informationPARAMETERIZED SETS OF DATAFLOW MODES AND THEIR APPLICATION TO IMPLEMENTATION OF COGNITIVE RADIO SYSTEMS
To appear in the Journal of Signal Processing Systems. PARAMETERIZED SETS OF DATAFLOW MODES AND THEIR APPLICATION TO IMPLEMENTATION OF COGNITIVE RADIO SYSTEMS Shuoxin Lin, Lai-Huei Wang, Aida Vosoughi,
More informationHierarchical FSMs with Multiple CMs
Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung
More informationDesign Challenges for Sensor Data Analytics in Internet of Things (IoT)
Design Challenges for Sensor Data Analytics in Internet of Things (IoT) Corey Mathis 2015 The MathWorks, Inc. 1 Agenda IoT Overview Design Challenges for Sensor Data Analytics Example Solutions
More informationMohammad Hossein Manshaei 1393
Mohammad Hossein Manshaei manshaei@gmail.com 1393 Voice and Video over IP Slides derived from those available on the Web site of the book Computer Networking, by Kurose and Ross, PEARSON 2 Multimedia networking:
More informationHardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
More informationHardware Software Codesign of Embedded System
Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 8 HW/SW Co-Design Sources: Prof. Margarida Jacome, UT Austin Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu
More informationPart 2: Principles for a System-Level Design Methodology
Part 2: Principles for a System-Level Design Methodology Separation of Concerns: Function versus Architecture Platform-based Design 1 Design Effort vs. System Design Value Function Level of Abstraction
More informationParameterized Dataflow Modeling for DSP Systems
2408 IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 49, NO. 10, OCTOBER 2001 Parameterized Dataflow Modeling for DSP Systems Bishnupriya Bhattacharya and Shuvra S. Bhattacharyya, Senior Member, IEEE Abstract
More informationParameterized Modeling and Scheduling for Dataflow Graphs 1
Technical Report #UMIACS-TR-99-73, Institute for Advanced Computer Studies, University of Maryland at College Park, December 2, 999 Parameterized Modeling and Scheduling for Dataflow Graphs Bishnupriya
More informationEE213A - EE298-2 Lecture 8
EE3A - EE98- Lecture 8 Synchronous ata Flow Ingrid Verbauwhede epartment of Electrical Engineering University of California Los Angeles ingrid@ee.ucla.edu EE3A, Spring 000, Ingrid Verbauwhede, UCLA - Lecture
More informationEvent Detection through Differential Pattern Mining in Internet of Things
Event Detection through Differential Pattern Mining in Internet of Things Authors: Md Zakirul Alam Bhuiyan and Jie Wu IEEE MASS 2016 The 13th IEEE International Conference on Mobile Ad hoc and Sensor Systems
More informationStatic Analysis of Embedded C
Static Analysis of Embedded C John Regehr University of Utah Joint work with Nathan Cooprider Motivating Platform: TinyOS Embedded software for wireless sensor network nodes Has lots of SW components for
More informationGraphical System Design. David Fuller LabVIEW R&D Section Manager
Graphical System Design David Fuller LabVIEW R&D Section Manager Agenda Visions Demo Order & time National Instruments Confidential 2 Virtual Instrumentation National Instruments Confidential 3 Virtual
More informationStatic Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams
Presented at 28th Asilomar Conference on Signals, Systems, and Computers November, 994 Static Scheduling and Code Generation from Dynamic Dataflow Graphs With Integer- Valued Control Streams Joseph T.
More informationAuto Source Code Generation and Run-Time Infrastructure and Environment for High Performance, Distributed Computing Systems
Auto Source Code Generation and Run-Time Infrastructure and Environment for High Performance, Distributed Computing Systems Minesh I. Patel Ph.D. 1, Karl Jordan 1, Mattew Clark Ph.D. 1, and Devesh Bhatt
More informationSUMMERY, CONCLUSIONS AND FUTURE WORK
Chapter - 6 SUMMERY, CONCLUSIONS AND FUTURE WORK The entire Research Work on On-Demand Routing in Multi-Hop Wireless Mobile Ad hoc Networks has been presented in simplified and easy-to-read form in six
More informationExtending the Power of FPGAs to Software Developers:
Extending the Power of FPGAs to Software Developers: The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Group Page 1 Agenda The Evolution of FPGAs and FPGA Programming
More informationAdaptive Computing Systems (ACS) Domain for Implementing DSP Algorithms in Reconfigurable Hardware. Objective/Approach/Process
Adaptive Computing Systems (ACS) Domain for Implementing DSP Algorithms in Reconfigurable Hardware John Zaino, Eric Pauer, Ken Smith, Paul Fiore, Jairam Ramanathan, Cory Myers {john.c.aino, ken.smith,
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationThe Future of the Ptolemy Project
The Future of the Ptolemy Project Edward A. Lee UC Berkeley With thanks to the entire Ptolemy Team. Ptolemy Miniconference Berkeley, CA, March 22-23, 2001 The Problem Composition Decomposition Corba? TAO?
More informationLeveraging Software-Defined Storage to Meet Today and Tomorrow s Infrastructure Demands
Leveraging Software-Defined Storage to Meet Today and Tomorrow s Infrastructure Demands Unleash Your Data Center s Hidden Power September 16, 2014 Molly Rector CMO, EVP Product Management & WW Marketing
More informationibench: Quantifying Interference in Datacenter Applications
ibench: Quantifying Interference in Datacenter Applications Christina Delimitrou and Christos Kozyrakis Stanford University IISWC September 23 th 2013 Executive Summary Problem: Increasing utilization
More informationExtending the Power of FPGAs
Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of FPGAs and FPGA Programming IP-Centric Design with
More informationReliable Embedded Multimedia Systems?
2 Overview Reliable Embedded Multimedia Systems? Twan Basten Joint work with Marc Geilen, AmirHossein Ghamarian, Hamid Shojaei, Sander Stuijk, Bart Theelen, and others Embedded Multi-media Analysis of
More informationTowards (More) Data Science in Communication Networks NetSys KuVS Preisverleihung - Presentation
Towards (More) Data Science in Communication Networks NetSys 2017 - KuVS Preisverleihung - Presentation Andreas Schmidt, MSc Telecommunications Lab Saarland Informatics Campus - Saarbrücken March 15, 2017
More informationDeveloping deterministic networking technology for railway applications using TTEthernet software-based end systems
Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n 100021 Astrit Ademaj, TTTech Computertechnik AG Outline GENESYS requirements
More informationEnergy-driven Distribution of Signal Processing Applications across Wireless Sensor Networks
ACM Transactions on Sensor Networks, 6(3), June 200. Article No. 24. Energy-driven Distribution of Signal Processing Applications across Wireless Sensor Networks CHUNG-CHING SHEN and WILLIAM L. PLISHKER
More informationDesign and Implementation of Adaptive Signal Processing Systems Using Markov Decision Processes
Design and Implementation of Adaptive Signal Processing Systems Using Markov Decision Processes Lin Li, Adrian E. Sapio, Jiahao Wu, Yanzhou Liu, Kyunghun Lee, Marilyn Wolf, Shuvra S. Bhattacharyya University
More informationRouting protocols in WSN
Routing protocols in WSN 1.1 WSN Routing Scheme Data collected by sensor nodes in a WSN is typically propagated toward a base station (gateway) that links the WSN with other networks where the data can
More informationThe OpenVX Computer Vision and Neural Network Inference
The OpenVX Computer and Neural Network Inference Standard for Portable, Efficient Code Radhakrishna Giduthuri Editor, OpenVX Khronos Group radha.giduthuri@amd.com @RadhaGiduthuri Copyright 2018 Khronos
More informationFast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations
FZI Forschungszentrum Informatik at the University of Karlsruhe Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations Oliver Bringmann 1 RESEARCH ON YOUR BEHALF Outline
More informationSensor Network Applications and In-Network Processing
EE360: Lecture 16 Outline Sensor Network Applications and In-Network Processing Announcements 2nd summary due today 12am (1 day extension possible) Project poster session March 15 5:30pm (3 rd floor Packard)
More informationWireless Sensor Networks. Application Domains. Crosslayer Protocol Design in Sensor Networks. Technology Thrusts. Wireless Sensor Networks
EE360: Lecture 16 Outline Sensor Network Applications and In-Network Processing Announcements 2nd summary due today 12am (1 day extension possible) Project poster session March 15 5:30pm (3 rd floor Packard)
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationFour-Socket Server Consolidation Using SQL Server 2008
Four-Socket Server Consolidation Using SQL Server 28 A Dell Technical White Paper Authors Raghunatha M Leena Basanthi K Executive Summary Businesses of all sizes often face challenges with legacy hardware
More informationNetwork-on-Chip Architecture
Multiple Processor Systems(CMPE-655) Network-on-Chip Architecture Performance aspect and Firefly network architecture By Siva Shankar Chandrasekaran and SreeGowri Shankar Agenda (Enhancing performance)
More informationXPU A Programmable FPGA Accelerator for Diverse Workloads
XPU A Programmable FPGA Accelerator for Diverse Workloads Jian Ouyang, 1 (ouyangjian@baidu.com) Ephrem Wu, 2 Jing Wang, 1 Yupeng Li, 1 Hanlin Xie 1 1 Baidu, Inc. 2 Xilinx Outlines Background - FPGA for
More informationDynamic inter-core scheduling in Barrelfish
Dynamic inter-core scheduling in Barrelfish. avoiding contention with malleable domains Georgios Varisteas, Mats Brorsson, Karl-Filip Faxén November 25, 2011 Outline Introduction Scheduling & Programming
More informationA Streaming Multi-Threaded Model
A Streaming Multi-Threaded Model Extended Abstract Eylon Caspi, André DeHon, John Wawrzynek September 30, 2001 Summary. We present SCORE, a multi-threaded model that relies on streams to expose thread
More informationPartial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications
In Proceedings of the International Conference on Application Specific Systems, Architectures, and Processors, 2012, to appear. Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities
More informationEasy Multicore Programming using MAPS
Easy Multicore Programming using MAPS Jeronimo Castrillon, Maximilian Odendahl Multicore Challenge Conference 2012 September 24 th, 2012 Institute for Communication Technologies and Embedded Systems Outline
More informationHeterogeneous Design in Functional DIF
Heterogeneous Design in Functional DIF William Plishker, Nimish Sane, Mary Kiemb, and Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies,
More informationRapid Prototyping for Digital Signal Processing Systems using Parameterized Synchronous Dataflow Graphs
In Proceedings of the International Symposium on Rapid System Prototyping, Fairfax, Virginia, June 200. Rapid Prototyping for Digital Signal Processing Systems using Parameterized Synchronous Dataflow
More informationApplying Models of Computation to OpenCL Pipes for FPGA Computing. Nachiket Kapre + Hiren Patel
Applying Models of Computation to OpenCL Pipes for FPGA Computing Nachiket Kapre + Hiren Patel nachiket@uwaterloo.ca Outline Models of Computation and Parallelism OpenCL code samples Synchronous Dataflow
More information