Developing deterministic networking technology for railway applications using TTEthernet software-based end systems
|
|
- Louise Haynes
- 5 years ago
- Views:
Transcription
1 Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n Astrit Ademaj, TTTech Computertechnik AG
2 Outline GENESYS requirements - railway Time-triggered communication TTEthernet SW based implementation of the TTEthernet Conclusion ARTEMISIA Association Title Presentation - 2
3 GENESYS GENeric Embedded SYStems Instruction how to build your embedded systems architecture GENESYS: is a reference architecture template providing specifications and requirements to design a cross domain embedded systems architecture. architecture style supports a composable, robust and comprehensible, component based framework with strict separation of computation from message based communication distinguishes between 3 integration levels: Chip Level (IP cores communicate via a deterministic Network-on-a-Chip) Device Level (Chips communicate within a device) System Level (Devices communicate in an open or closed environment) ARTEMISIA Association Title Presentation - 3
4 GENESYS and the railway domain Safety-critical applications in the railway domain require deterministic communication networks robustness and composability are key issues. GENESYS architecture style supports a composable, robust and comprehensible, component based framework with strict separation of computation from message based communication distinguishes between 3 integration levels:. System Level (Devices communicate in an open or closed environment) ARTEMISIA Association Title Presentation - 4
5 TTEthernet TTEthernet is a suitable candidate to implement the integration at the system level For the railway domain and not only Composability/determinism and robustness are key issue Enables a cost effective implementation of design diversity. ARTEMISIA Association Title Presentation - 5
6 Time-Triggered communication Predictability Time-Triggered Communication Scalable Composability Properties at the component level remain unchanged after integration TT communication architectures suitable Reduce testing and certification efforts Easy implementation of fault-tolerance mechanisms Robustness Fault containment Error containment Replication of components ARTEMISIA Association Title Presentation - 6
7 What time-triggered systems need Any Time-Triggered System must have two key properties: a notion of time in case of a distributed system: a GLOBAL notion of time, available to each node in the system a schedule (when to do what) in case of a distributed system: a GLOBAL schedule or CONSISTENT parts of a GLOBAL schedule available to each node in the system ARTEMISIA Association Title Presentation - 7
8 Example: Time-Triggered vs Event- Triggered Transportation cars and taxis are event-triggered: they go whenever they are needed buses and trains are time-triggered: they go according to a fixed schedule Advantage of the event-triggered approach: very flexible Advantage of the time-triggered approach: very predictable When would you prefer a time-triggered solution? ARTEMISIA Association Title Presentation - 8
9 Nondeterminism under Peak Load Peak load can corrupt established system properties The communication network fails to provide the properties established in functional verification timing, latencies, error rates increase massively The control functions fail to respond to external influences (e.g. steering commands) in time unspecified or unacceptable behavior occurs for complex electronic systems with high availability, reliability, and safety requirements peak load scenarios must be avoided by design! ARTEMISIA Association Title Presentation - 9
10 Addressing Peak Load in Critical Systems How can you ensure that a system stays reliable under load? A time-triggered system uses the same amount of resources and provides the same amount of throughput all the time In cases of low load, this performance is wasted But in cases of high load, unexpected loads or faults, no peak occurs throughput no peak load 100 % ideal system time-triggered system load requirements wasted area ARTEMISIA Association Title Presentation - 10
11 Composability with a Time-Triggered communication Properties established at the component level are maintained after the system integration the properties of the communication schedule are defined by the system integrator before implementation and integration the schedule is distributed consistently to all nodes all nodes can communicate only according to this schedule Integration does not change anything it only completes the communication pattern which was incomplete for each subsystem. ARTEMISIA Association Title Presentation - 11
12 Composability with a Time-Triggered communication Communication schedule as designed by the system integrator - contains one spare (green) slot Communication schedule for Subsystem A only a R cd hk sop ab Rt fg hk so a R cfg hk sop ab Rt fg hk so a cd hk ab fg hk a cfg hk ab fg hk Communication schedule for Subsystem B only R Rt R Rt sop so sop so Communication schedule for Subsystem C can be added without affecting A and B ARTEMISIA Association Title Presentation - 12
13 Fault Tolerance and design diversity Fault-tolerance is implemented by replication of system components Two or more components perform the same services in parallel and provide their output simultaneously to mask failures of one of them. Tolerance against design failures design diversity Use different specification to implement the same service ARTEMISIA Association Title Presentation - 13
14 What is TTEthernet? A TT communication system, which integrates real-time and non real-time traffic into a single communication infrastructure integrate traffic with different characteristics (requirements) in a flexible way switched topology Support application with different criticality requirements data acquisition, multimedia, real-time control app., safety-critical applications. ARTEMISIA Association Title Presentation - 14
15 What is TTEthernet (2)? In principle we can enable any carrier protocol with time-triggered technology, but there are some good reasons for using Ethernet. Ethernet is a well-established open-world standard Scalable. Bandwidth (10 Mbit/s, 100 Mbit/s, 1Gbit/s, 10Gbit/s) COTS Ethernet hardware is low cost. Existing tools can be leveraged cost-efficient monitoring tool (e.g., Wire Shark) for maintenance and configuration (ssh, web servers, ). ARTEMISIA Association Title Presentation - 15
16 TTEthernet Topology Consist mainly of TTE-Switches, TTE- End Systems (ES) and Standard Ethernet End Systems TTE switch Eth TTE switch TTE TTE TTE TTE TTE Eth ARTEMISIA Association Title Presentation - 16
17 TTEthernet features Time-Triggered comm systems are deterministic, composable and scalable real-time comm. network compatible with IEEE Standard Ethernet traffic does not affect the properties of the real-time traffic. End Systems HW based (dedicated chip/component) or SW based The software-based TTEthernet software based implementation uses COTS Ethernet controllers showcasing that TTEthernet can be implemented on any Ethernet compliant hardware. thus providing a cost-efficient and flexible technology implementation, allowing the usage of design diversity ARTEMISIA Association Title Presentation - 17
18 Ethernet Standard IEEE IEEE addresses the lowest layers of the ISO/OSI reference model, some higher layers are represented by other IEEE 802 parts. TTEthernet performs services transparently within the Data Link layer, using all IEEE services without modification Application Presentation Session Transport Network Data Link Physical ISO/OSI layer model architecture, NM, layers above (TCP,UDP,IP) Logical Link Control (IEEE LLC) Media Access Control (IEEE MAC) Physical Layer (IEEE PHY) 10BaseT 100BaseTx 1000BaseCX ARTEMISIA Association Title Presentation - 18
19 TTEthernet Traffic Classes TTE-frames - compatible to the standard Ethernet frame format. Destination MAC address is use to identify the frames, where the first 4 bytes represent the critical traffic marker (cluster ID), the last 2 bytes the critical traffic identifier (denoted also as message ID). Schedule ID VLID TTEthernet traffic classes Time-Triggered - TT (hard real-time) configuration required Rate-Constraint RC Best Effort - BE (or Event-triggered ET, or background - BG) ARTEMISIA Association Title Presentation - 19
20 Virtual Links End-Systems exchange frames through Virtual Links (VLs) A Virtual Link defines a unidirectional path from one End-System to one or more destination End-Systems VL 1 ES ES Network ES ES VL 2 ARTEMISIA Association Title Presentation - 20
21 TTEthernet TT traffic class Time-Triggered (TT) used for periodic exchange of messages sending instant is triggered by the time - statically configured schedule constant transmission delay and small and bounded jitter networks can be utilized fully (close to maximum) due to the possibility of strictly deterministic communication scheduling each TTE frame is transmitted by the end system at a certain time the switch expects the frame from the transmitter within a certain time interval (window) this provides an implicit bus guardian functionality: TTE traffic received outside of the expected time interval is discarded switch forwards the frame to the receivers (end systems or other switches) at certain times - these times can be different for each port! receivers receive the frame with well-defined latency and minimal jitter Best Effort (BE) Rate-Constraint (RC) ARTEMISIA Association Title Presentation - 21
22 TTEthernet scheduling configuration Senders have a defined transmit schedule Switches have an acceptance schedule for incoming data Switches have a forwarding schedule per port VL ID Sender 07:30 09:00 10:00 11:15 Receiver(s) [07:40-07:50]; [8:20-8:30] [10:30-10:40]; [10:20-10:30]; [10:30-10:40] [11:30-11:40]; [11:30-11:40] a g VL ID :15 b 3 c d e f ARTEMISIA Association Title Presentation - 22
23 TTEthernet Traffic Classes Time-triggered - TT Best Effort- BE Best effort traffic - BE (also denoted as event-triggered or background traffic) usually are used for sporadic exchange of event information sending instant is driven by an event transmission delay unknown BE messages are stored in the switch messages in the queue are processed on the FIFO order BE messages shall be transmitted when communication medium is free of TT traffic fully compatible with Ethernet standard Rate-Constraint RC ARTEMISIA Association Title Presentation - 23
24 TTEthernet Traffic Classes Time-Triggered (TT) Best-Effort (BE) Rate-Constraint (RC) - AFDX RC traffic class is defined by its End-to-end transmission latency, BAG bandwidth allocation gap Jitter. BAG defined the maximum amount of bytes (or frames) per time interval. RC traffic can be shaped within an End-System, in order to ensure BAG times. Different priorities ARTEMISIA Association Title Presentation - 24
25 Fault Isolation Restricted access for configured VL Traffic Filtering Firewalling At Switch and ES VL not configured at Switch Host ES Switch VL not configured at ES ES Host ES Host ARTEMISIA Association Title Presentation - 25
26 SW based TTEthernet solution TTEthernet End System Protocol Stack can be implemented in any general purpose computer that has a standard Ethernet interface. supporting not only the features of TT communication systems for predictability, composability, robustness but also the flexible way for design diversity as different ES can be implemented into different targets. ARTEMISIA Association Title Presentation - 26
27 SW architecture TTEthernet TTEthernet core protocol is HW and OS independent TTE_API - message handling - status and diagnosis - control and configuration HW_API (low-level API) - for the Ethernet controller - API_ETH_CTRL - API for the HW timer - API_HW_TIMER ARTEMISIA Association Title Presentation - 27
28 SW based TTEthernet core TTEthernet core is HW and OS independent. It contains: Initialization, Start-up Dispatching/scheduling of action points according to the configuration Clock synchronization TTE message transmission and reception. BG message transmission and reception. Task execution. Error handling It provides the API functions to the host application It uses the low-level API functions for the Ethernet (reading incoming messages and triggering the start of transmission) and timer unit. Implements the TTE state machine, which is triggered by the timer interrupts (timer driver). ARTEMISIA Association Title Presentation - 28
29 Ethernet and Timer driver Ethernet driver contains the functions for: Ethernet controller initialization and configuration Allocation of Ethernet buffers and buffer descriptor for transmission (TX) and reception (RX) Frame handling Frame transmission Managing RX buffer descriptors (frame reception is handled automatically by the Ethernet HW unit) Raising interrupts on frame reception Timer driver Configuring one programmable timer with timer interrupt. Timeout function implementation Ethernet and Timer drivers are HW and OS dependent Porting of SW based TTEthernet is equivalent with the development of these two drivers ARTEMISIA Association Title Presentation - 29
30 Middleware layer Linux example Host app. ET traffic Host app. TT traffic TT-Ethernet core protocol Fast Ethernet Controller driver HW timer driver HW System without OS support System with OS support ARTEMISIA Association Title Presentation - 30
31 Middleware layer To support the usage of existing operating systems mechanism Linux ( communication ET messages (background eth0 device driver TT messages eth1 device driver for all TT messages eth 1, eth 2, eth 3, eth n device driver for each TT messages Char device file for each TT message ARTEMISIA Association Title Presentation - 31
32 Performance 1.6 GHz CPU Intel ATOM, 1 GB RAM, 0.5 MB cache, Standard Linux OS Cluster cycle: 3 ms, 1 Sync msg/cycle Dummy application sending dummy TTE data with length of 1,500 bytes Measurement with Linux command top TTE Messages Bandwidth CPU Utilization Configuration 1 2 (1,500 bytes each) 8 MBit/s 1 % Configuration 2 6 (1,500 bytes each) 24 MBit/s 2 % Configuration 3 10 (1,500 bytes each) 40 MBit/s 3 % Configuration 4 15 (1,500 bytes each) 60 MBit/s 3 % ARTEMISIA Association Title Presentation - 32
33 Block print Approx 12 KLOC TTE-Core and configuration requires 20 KB memory Minimum of 20 KB necessary for Ethernet buffers memory Ported to different targets With no OS small memory 64 KB ENEA OSE OS Standard Linux Linux with RT extension Industrial PC (100 Mb/s and 1Gb/s) EeePC (100 Mb/s) ARTEMISIA Association Title Presentation - 33
34 Summary SW based TTEthernet cost effective way for implementing deterministic communications systems Design diversity Software based TTEthernet will be ported in the HW target used in the railway industry and it will be used for investigation of robustness services in the course of the INDEXUS project by using a railway app. ARTEMISIA Association Title Presentation - 34
35 INDEXYS: Thank you for your attention Astrit ADEMAJ, Senior TTEthernet Project Engineer TTTech Computertechnik AG Tel: Mail-to: astrit.ademaj@tttech.com
Distributed IMA with TTEthernet
Distributed IMA with thernet ARINC 653 Integration of thernet Georg Gaderer, Product Manager Georg.Gaderer@tttech.com October 30, 2012 Copyright TTTech Computertechnik AG. All rights reserved. Introduction
More informationTheory, Concepts and Applications
Theory, Concepts and Applications ETR 2015 Rennes August, the 27 th Jean-Baptiste Chaudron jean-baptiste.chaudron@tttech.com Copyright TTTech Computertechnik AG. All rights reserved. Page 1 AGENDA Introduction
More informationAtacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet
Atacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet Gonzalo Carvajal 1,2 and Sebastian Fischmeister 1 1 University of Waterloo, ON, Canada 2 Universidad de Concepcion,
More informationSystems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded
Communication Roland Institute of Computer Engineering Vienna University of Technology 10. November 2010 Overview 1. Definition of a protocol 2. Protocol properties 3. Basic Principles 4. system communication
More informationDistributed Embedded Systems and realtime networks
STREAM01 / Mastère SE Distributed Embedded Systems and realtime networks Embedded network TTP Marie-Agnès Peraldi-Frati AOSTE Project UNSA- CNRS-INRIA January 2008 1 Abstract Requirements for TT Systems
More informationAn Encapsulated Communication System for Integrated Architectures
An Encapsulated Communication System for Integrated Architectures Architectural Support for Temporal Composability Roman Obermaisser Overview Introduction Federated and Integrated Architectures DECOS Architecture
More informationDTU IMM. MSc Thesis. Analysis and Optimization of TTEthernet-based Safety Critical Embedded Systems. Radoslav Hristov Todorov s080990
DTU IMM MSc Thesis Analysis and Optimization of TTEthernet-based Safety Critical Embedded Systems Radoslav Hristov Todorov s080990 16-08-2010 Acknowledgements The work for this master thesis project continued
More informationAn Introduction to TTEthernet
An Introduction to thernet TU Vienna, Apr/26, 2013 Guest Lecture in Deterministic Networking (DetNet) Wilfried Steiner, Corporate Scientist wilfried.steiner@tttech.com Copyright TTTech Computertechnik
More informationFirst GENESYS Architectures Implemented in the INDEXYS Project
Project n 100021 First GENESYS Architectures Implemented in the INDEXYS Project An Overview on the Technical Project Contents and Status Quo Andreas Eckel, TTTech Computertechnik AG CROSS FUNDING-PROVIDER
More informationDeterministic Ethernet & Unified Networking
Deterministic Ethernet & Unified Networking Never bet against Ethernet Mirko Jakovljevic mirko.jakovljevic@tttech.com www.tttech.com Copyright TTTech Computertechnik AG. All rights reserved. About TTTech
More informationTime-Triggered Ethernet
Time-Triggered Ethernet Chapters 42 in the Textbook Professor: HONGWEI ZHANG CSC8260 Winter 2016 Presented By: Priyank Baxi (fr0630) fr0630@wayne.edu Outline History Overview TTEthernet Traffic Classes
More informationDESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM
DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President
More informationImplementation of the hardwired AFDX NIC
Implementation of the hardwired AFDX NIC Pusik Park, Hangyun Jung KETI #68 Yatap, Bundang, Seongnam, Gyeonggi, Korea +82-31-789-{7318, 7319} {parksik, junghg}@keti.kr Daekyo Shin, Kitaeg Lim KETI #68 Yatap,
More informationA Time-Triggered Ethernet (TTE) Switch
A Time-Triggered Ethernet () Switch Klaus Steinhammer Petr Grillinger Astrit Ademaj Hermann Kopetz Vienna University of Technology Real-Time Systems Group Treitlstr. 3/182-1, A-1040 Vienna, Austria E-mail:{klaus,grilling,ademaj,hk}@vmars.tuwien.ac.at
More informationDependable Computer Systems
Dependable Computer Systems Part 6b: System Aspects Contents Synchronous vs. Asynchronous Systems Consensus Fault-tolerance by self-stabilization Examples Time-Triggered Ethernet (FT Clock Synchronization)
More informationStorage. Hwansoo Han
Storage Hwansoo Han I/O Devices I/O devices can be characterized by Behavior: input, out, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections 2 I/O System Characteristics
More informationChapter 6. Storage and Other I/O Topics
Chapter 6 Storage and Other I/O Topics Introduction I/O devices can be characterized by Behaviour: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections
More informationChapter 39: Concepts of Time-Triggered Communication. Wenbo Qiao
Chapter 39: Concepts of Time-Triggered Communication Wenbo Qiao Outline Time and Event Triggered Communication Fundamental Services of a Time-Triggered Communication Protocol Clock Synchronization Periodic
More informationFlexRay International Workshop. Protocol Overview
FlexRay International Workshop 4 th March 2003 Detroit Protocol Overview Dr. Christopher Temple - Motorola FlexRay principles Provide a communication infrastructure for future generation highspeed control
More informationEnhanced Ethernet Switching Technology. Time Applications. Rui Santos 17 / 04 / 2009
Enhanced Ethernet Switching Technology for Adaptive Hard Real- Time Applications Rui Santos (rsantos@ua.pt) 17 / 04 / 2009 Problem 2 Switched Ethernet became common in real-time communications Some interesting
More informationComputer Organization and Structure. Bing-Yu Chen National Taiwan University
Computer Organization and Structure Bing-Yu Chen National Taiwan University Storage and Other I/O Topics I/O Performance Measures Types and Characteristics of I/O Devices Buses Interfacing I/O Devices
More informationNET. A Hardware/Software Co-Design Approach for Ethernet Controllers to Support Time-triggered Trac in the Upcoming IEEE TSN Standards
NET A Hardware/Software Co-Design Approach for Ethernet Controllers to Support Time-triggered Trac in the Upcoming IEEE TSN Standards Friedrich Groÿ Till Steinbach Franz Korf Thomas C. Schmidt Bernd Schwarz
More information6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
More informationEthernet Hub. Campus Network Design. Hubs. Sending and receiving Ethernet frames via a hub
Campus Network Design Thana Hongsuwan Ethernet Hub 2003, Cisco Systems, Inc. All rights reserved. 1-1 2003, Cisco Systems, Inc. All rights reserved. BCMSN v2.0 1-2 Sending and receiving Ethernet frames
More informationSWITCHED ETHERNET TESTING FOR AVIONICS APPLICATIONS. Ken Bisson Troy Troshynski
SWITCHED ETHERNET TESTING FOR AVIONICS APPLICATIONS Ken Bisson Troy Troshynski 2007 Switched Ethernet is being implemented as an avionics communication architecture. A commercial standard (ARINC-664) and
More informationIntroduction I/O 1. I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec
Introduction I/O 1 I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections I/O Device Summary I/O 2 I/O System
More informationReal-Time Component Software. slide credits: H. Kopetz, P. Puschner
Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software
More informationImplementing a NTP-Based Time Service within a Distributed Middleware System
Implementing a NTP-Based Time Service within a Distributed Middleware System ACM International Conference on the Principles and Practice of Programming in Java (PPPJ `04) Hasan Bulut 1 Motivation Collaboration
More informationCORBA in the Time-Triggered Architecture
1 CORBA in the Time-Triggered Architecture H. Kopetz TU Wien July 2003 Outline 2 Hard Real-Time Computing Event and State Messages The Time Triggered Architecture The Marriage of CORBA with the TTA Conclusion
More informationTaking the Right Turn with Safe and Modular Solutions for the Automotive Industry
Taking the Right Turn with Safe and Modular Solutions for the Automotive Industry A Time-Triggered Middleware for Safety- Critical Automotive Applications Ayhan Mehmet, Maximilian Rosenblattl, Wilfried
More informationCommercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory
Commercial Real-time Operating Systems An Introduction Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory swamis@iastate.edu Outline Introduction RTOS Issues and functionalities LynxOS
More informationEvaluation of numerical bus systems used in rocket engine test facilities
www.dlr.de Chart 1 > Numerical bus systems > V. Schmidt 8971_151277.pptx > 13.06.2013 Evaluation of numerical bus systems used in rocket engine test facilities Volker Schmidt Pavel Georgiev Harald Horn
More informationAchieving UFS Host Throughput For System Performance
Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host
More informationAdvanced Computer Networks. End Host Optimization
Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct
More informationDeveloping and Testing Networked Avionics Systems and Devices By Troy Troshynski, Avionics Interface Technologies
Developing and Testing Networked Avionics Systems and Devices By Troy Troshynski, Avionics Interface Technologies MIL-STD-1553 The MIL-STD-1553 protocol standard was first published in 1973 by the U.S.
More informationDeterministic Ethernet as Reliable Communication Infrastructure for Distributed Dependable Systems
Deterministic Ethernet as Reliable Communication Infrastructure for Distributed Dependable Systems DREAM Seminar UC Berkeley, January 21 st, 2014 Wilfried Steiner, Corporate Scientist wilfried.steiner@tttech.com
More informationDepartment of Computer Science, Institute for System Architecture, Operating Systems Group. Real-Time Systems '08 / '09. Hardware.
Department of Computer Science, Institute for System Architecture, Operating Systems Group Real-Time Systems '08 / '09 Hardware Marcus Völp Outlook Hardware is Source of Unpredictability Caches Pipeline
More informationResearch and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks
Research and Analysis of Flow Control Mechanism for Transport Protocols of the SpaceWire Onboard Networks Nikolay Sinyov, Valentin Olenev, Irina Lavrovskaya, Ilya Korobkov {nikolay.sinyov, valentin.olenev,
More informationReal-Time Protocol (RTP)
Real-Time Protocol (RTP) Provides standard packet format for real-time application Typically runs over UDP Specifies header fields below Payload Type: 7 bits, providing 128 possible different types of
More informationScheduling Real-Time Communication in IEEE 802.1Qbv Time Sensitive Networks
Scheduling Real-Time Communication in IEEE 802.1Qbv Time Sensitive Networks Silviu S. Craciunas, Ramon Serna Oliver, Martin Chmelik, Wilfried Steiner TTTech Computertechnik AG RTNS 2016, Brest, France,
More informationPage 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT
Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT INTRODUCTION The SW IP was developped in the frame of the ESA 13345/#3 contract "Building block for System on a Chip" This presentation
More informationComputer Systems Laboratory Sungkyunkwan University
I/O System Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Introduction (1) I/O devices can be characterized by Behavior: input, output, storage
More informationTU Wien. Shortened by Hermann Härtig The Rationale for Time-Triggered (TT) Ethernet. H Kopetz TU Wien December H. Kopetz 12.
TU Wien 1 Shortened by Hermann Härtig The Rationale for Time-Triggered (TT) Ethernet H Kopetz TU Wien December 2008 Properties of a Successful Protocol 2 A successful real-time protocol must have the following
More informationOperating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester
Operating System: Chap13 I/O Systems National Tsing-Hua University 2016, Fall Semester Outline Overview I/O Hardware I/O Methods Kernel I/O Subsystem Performance Application Interface Operating System
More informationComputer Architecture CS 355 Busses & I/O System
Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic
More informationTU Wien. Fault Isolation and Error Containment in the TT-SoC. H. Kopetz. TU Wien. July 2007
TU Wien 1 Fault Isolation and Error Containment in the TT-SoC H. Kopetz TU Wien July 2007 This is joint work with C. El.Salloum, B.Huber and R.Obermaisser Outline 2 Introduction The Concept of a Distributed
More informationTechnology for Adaptive Hard. Rui Santos, UA
HaRTES Meeting Enhanced Ethernet Switching Technology for Adaptive Hard Real-Time Applications Rui Santos, rsantos@ua.pt, UA SUMMARY 2 MOTIVATION Switched Ethernet t became common in real-time communications
More informationTomorrow s In-Car Interconnect? A Competitive Evaluation of IEEE AVB and Time-Triggered Ethernet (AS6802) NET
A Competitive Evaluation of IEEE 802.1 AVB and Time-Triggered Ethernet (AS6802) Till Steinbach 1 Hyung-Taek Lim 2 Franz Korf 1 Thomas C. Schmidt 1 Daniel Herrscher 2 Adam Wolisz 3 1 {till.steinbach, korf,
More informationOpen Source Traffic Analyzer
Open Source Traffic Analyzer Daniel Turull June 2010 Outline 1 Introduction 2 Background study 3 Design 4 Implementation 5 Evaluation 6 Conclusions 7 Demo Outline 1 Introduction 2 Background study 3 Design
More informationThe Time-Triggered Ethernet (TTE) Design
The Time-Triggered Ethernet (TTE) Design Hermann Kopetz Astrit Ademaj Petr Grillinger Klaus Steinhammer Vienna University of Technology Real-Time Systems Group Treitlstr. 3/182-1, A-1040 Vienna, Austria
More informationDistributed Queue Dual Bus
Distributed Queue Dual Bus IEEE 802.3 to 802.5 protocols are only suited for small LANs. They cannot be used for very large but non-wide area networks. IEEE 802.6 DQDB is designed for MANs It can cover
More informationExample Networks on chip Freescale: MPC Telematics chip
Lecture 22: Interconnects & I/O Administration Take QUIZ 16 over P&H 6.6-10, 6.12-14 before 11:59pm Project: Cache Simulator, Due April 29, 2010 NEW OFFICE HOUR TIME: Tuesday 1-2, McKinley Exams in ACES
More informationSMPTE ST In Real World Applications. Paul Macklin (Vimond) and Alexander Sandstrom (Net Insight)
SMPTE ST-2110 In Real World Applications Paul Macklin (Vimond) and Alexander Sandstrom (Net Insight) Agenda Moving to IT, IP and cloud Heritage of standards SMPTE ST 2110 essentials Requires. Design considerations
More informationINT G bit TCP Offload Engine SOC
INT 10011 10 G bit TCP Offload Engine SOC Product brief, features and benefits summary: Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured ASIC flow.
More information16 Time Triggered Protocol
16 Time Triggered Protocol [TTtech04] (TTP) 18-549 Distributed Embedded Systems Philip Koopman October 25, 2004 Significant material drawn from: Prof. H. Kopetz [Kopetz] TTP Specification v 1.1 [TTTech]
More informationScaling Internet TV Content Delivery ALEX GUTARIN DIRECTOR OF ENGINEERING, NETFLIX
Scaling Internet TV Content Delivery ALEX GUTARIN DIRECTOR OF ENGINEERING, NETFLIX Inventing Internet TV Available in more than 190 countries 104+ million subscribers Lots of Streaming == Lots of Traffic
More information802.1Qcc findings. Astrit Ademaj. Sept 2018
802.1Qcc findings Astrit Ademaj astrit.ademaj@tttech.com Sept 2018 Background Present Qcc findings - mainly related to but not limited to centralized configuration model Information sharing, with the WG
More informationLAN Systems. Bus topology LANs
Bus topology LANs LAN Systems Design problems: not only MAC algorithm, not only collision domain management, but at the Physical level the signal balancing problem (signal adjustment): Signal must be strong
More informationChapter 13: I/O Systems. Operating System Concepts 9 th Edition
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne 2013 Chapter 13: I/O Systems Overview I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations
More informationQuickSpecs. HP Z 10GbE Dual Port Module. Models
Overview Models Part Number: 1Ql49AA Introduction The is a 10GBASE-T adapter utilizing the Intel X722 MAC and X557-AT2 PHY pairing to deliver full line-rate performance, utilizing CAT 6A UTP cabling (or
More informationby I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS
by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests
More informationESA ADCSS Deterministic Ethernet in Space Avionics
ESA ADCSS 2015 Deterministic Ethernet in Space Avionics Bülent Altan Strategic Advisor with Jean-Francois Dufour, Christian Fidi and Matthias Mäke-Kail Copyright TTTech Computertechnik AG. All rights reserved.
More informationSimulation-Based Fault Injection as a Verification Oracle for the Engineering of Time-Triggered Ethernet networks
Simulation-Based Fault Injection as a Verification Oracle for the Engineering of Time-Triggered Ethernet networks Loïc FEJOZ, RealTime-at-Work (RTaW) Bruno REGNIER, CNES Philippe, MIRAMONT, CNES Nicolas
More informationThe control of I/O devices is a major concern for OS designers
Lecture Overview I/O devices I/O hardware Interrupts Direct memory access Device dimensions Device drivers Kernel I/O subsystem Operating Systems - June 26, 2001 I/O Device Issues The control of I/O devices
More informationDesign and Realization of TTE Network based on EDA
Journal of Web Systems and Applications (2017) Vol. 1, Numuber 1 Clausius Scientific Press, Canada Design and Realization of TTE Network based on EDA Peili Ding1,a, Gangfeng Yan2,b, Yinan Wang3,c, Zhixiang
More informationInterconnecting Components
Interconnecting Components Need interconnections between CPU, memory, controllers Bus: shared communication channel Parallel set of wires for data and synchronization of data transfer Can become a bottleneck
More informationIsoStack Highly Efficient Network Processing on Dedicated Cores
IsoStack Highly Efficient Network Processing on Dedicated Cores Leah Shalev Eran Borovik, Julian Satran, Muli Ben-Yehuda Outline Motivation IsoStack architecture Prototype TCP/IP over 10GE on a single
More informationUsing Time Division Multiplexing to support Real-time Networking on Ethernet
Using Time Division Multiplexing to support Real-time Networking on Ethernet Hariprasad Sampathkumar 25 th January 2005 Master s Thesis Defense Committee Dr. Douglas Niehaus, Chair Dr. Jeremiah James,
More informationHigh bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK
High bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK [r.tasker@dl.ac.uk] DataTAG is a project sponsored by the European Commission - EU Grant IST-2001-32459
More informationCommunication (III) Kai Huang
Communication (III) Kai Huang Ethernet Turns 40 12/17/2013 Kai.Huang@tum 2 Outline Bus basics Multiple Master Bus Network-on-Chip Examples o SPI o CAN o FlexRay o Ethernet Basic OSI model Real-Time Ethernet
More informationMessaging Overview. Introduction. Gen-Z Messaging
Page 1 of 6 Messaging Overview Introduction Gen-Z is a new data access technology that not only enhances memory and data storage solutions, but also provides a framework for both optimized and traditional
More informationTheory of Operations for TSN-Based Industrial Systems and Applications. Paul Didier Cisco Systems
Theory of Operations for TSN-Based Industrial Systems and Applications Paul Didier Cisco Systems Agenda Why TSN? Value and Benefits TSN Standards a brief Overview How TSN works an Operational Model The
More informationCommunication in Avionics
Communication in Avionics 1 Outline Basic Overview Communication architectures Event Triggered Time Triggered Communication architecture examples Case Study: How Data Communication Affects Scheduling 2
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationCSE398: Network Systems Design
CSE398: Network Systems Design Instructor: Dr. Liang Cheng Department of Computer Science and Engineering P.C. Rossin College of Engineering & Applied Science Lehigh University February 23, 2005 Outline
More information"Multicore programming" No more communication in your program, the key to multi-core and distributed programming.
"Multicore programming" No more communication in your program, the key to multi-core and distributed programming. Eric.Verhulst@OpenLicenseSociety.org Commercialised by: 1 Content About Moore s imperfect
More information[08] IO SUBSYSTEM 1. 1
[08] IO SUBSYSTEM 1. 1 OUTLINE Input/Output (IO) Hardware Device Classes OS Interfaces Performing IO Polled Mode Interrupt Driven Blocking vs Non-blocking Handling IO Buffering & Strategies Other Issues
More informationAvnu Alliance Introduction
Avnu Alliance Introduction Announcing a Liaison between Edge Computing Consortium and Avnu Alliance + What is Avnu Alliance? Creating a certified ecosystem to bring precise timing, reliability and compatibility
More informationMultimedia Systems 2011/2012
Multimedia Systems 2011/2012 System Architecture Prof. Dr. Paul Müller University of Kaiserslautern Department of Computer Science Integrated Communication Systems ICSY http://www.icsy.de Sitemap 2 Hardware
More informationvnetwork Future Direction Howie Xu, VMware R&D November 4, 2008
vnetwork Future Direction Howie Xu, VMware R&D November 4, 2008 Virtual Datacenter OS from VMware Infrastructure vservices and Cloud vservices Existing New - roadmap Virtual Datacenter OS from VMware Agenda
More informationA Fault Management Protocol for TTP/C
A Fault Management Protocol for TTP/C Juan R. Pimentel Teodoro Sacristan Kettering University Dept. Ingenieria y Arquitecturas Telematicas 1700 W. Third Ave. Polytechnic University of Madrid Flint, Michigan
More informationReplacement Policy: Which block to replace from the set?
Replacement Policy: Which block to replace from the set? Direct mapped: no choice Associative: evict least recently used (LRU) difficult/costly with increasing associativity Alternative: random replacement
More informationCS 428/528 Computer Networks Lecture 01. Yan Wang
1 CS 428/528 Computer Lecture 01 Yan Wang 2 Motivation: Why bother? Explosive growth of networks 1989, 100,000 hosts on the Internet Distributed Applications and Systems E-mail, WWW, multimedia, distributed
More informationData Acquisition in High Speed Ethernet & Fibre Channel Avionics Systems
Data Acquisition in High Speed Ethernet & Fibre Channel Avionics Systems Troy Troshynski Avionics Interface Technologies (A Division of Teradyne) Omaha, NE U.S.A. troyt@aviftech.com http://www.aviftech.com/aggregator
More informationI/O Systems. Amir H. Payberah. Amirkabir University of Technology (Tehran Polytechnic)
I/O Systems Amir H. Payberah amir@sics.se Amirkabir University of Technology (Tehran Polytechnic) Amir H. Payberah (Tehran Polytechnic) I/O Systems 1393/9/15 1 / 57 Motivation Amir H. Payberah (Tehran
More informationNetworking for Data Acquisition Systems. Fabrice Le Goff - 14/02/ ISOTDAQ
Networking for Data Acquisition Systems Fabrice Le Goff - 14/02/2018 - ISOTDAQ Outline Generalities The OSI Model Ethernet and Local Area Networks IP and Routing TCP, UDP and Transport Efficiency Networking
More informationUniversal Serial Bus Host Interface on an FPGA
Universal Serial Bus Host Interface on an FPGA Application Note For many years, designers have yearned for a general-purpose, high-performance serial communication protocol. The RS-232 and its derivatives
More informationDrive-by-Data & Integrated Modular Platform
Drive-by-Data & Integrated Modular Platform Gernot Hans, Bombardier Transportation Mirko Jakovljevic, TTTech Computertechnik AG CONNECTA has received funding from the European Union s Horizon 2020 research
More informationA Predictable RTOS. Mantis Cheng Department of Computer Science University of Victoria
A Predictable RTOS Mantis Cheng Department of Computer Science University of Victoria Outline I. Analysis of Timeliness Requirements II. Analysis of IO Requirements III. Time in Scheduling IV. IO in Scheduling
More informationSystem Models for Distributed Systems
System Models for Distributed Systems INF5040/9040 Autumn 2015 Lecturer: Amir Taherkordi (ifi/uio) August 31, 2015 Outline 1. Introduction 2. Physical Models 4. Fundamental Models 2 INF5040 1 System Models
More informationComputer Architecture Computer Science & Engineering. Chapter 6. Storage and Other I/O Topics BK TP.HCM
Computer Architecture Computer Science & Engineering Chapter 6 Storage and Other I/O Topics Introduction I/O devices can be characterized by Behaviour: input, output, storage Partner: human or machine
More informationKeyStone Training. Multicore Navigator Overview
KeyStone Training Multicore Navigator Overview What is Navigator? Overview Agenda Definition Architecture Queue Manager Sub-System (QMSS) Packet DMA () Descriptors and Queuing What can Navigator do? Data
More informationReaching for the sky with certified and safe solutions for the aerospace market
www.tttech.com/aerospace Reaching for the sky with certified and safe solutions for the aerospace market More about our certified and safe products inside Advancing safe technologies, improving human lives
More informationEthernet transport protocols for FPGA
Ethernet transport protocols for FPGA Wojciech M. Zabołotny Institute of Electronic Systems, Warsaw University of Technology Previous version available at: https://indico.gsi.de/conferencedisplay.py?confid=3080
More informationEmbedded Systems: Hardware Components (part II) Todor Stefanov
Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded
More informationOperating Systems, Concurrency and Time. real-time communication and CAN. Johan Lukkien
Operating Systems, Concurrency and Time real-time communication and CAN Johan Lukkien (Courtesy: Damir Isovic, Reinder Bril) Question Which requirements to communication arise from real-time systems? How
More informationARINC 664 / AFDX EDE support. MX-Foundation 4 API MAXIM AIR GUI TECHNOLOGIES. Version 2.1
ARINC 664 / AFDX EDE support MX-Foundation 4 API MAXIM AIR GUI TECHNOLOGIES Version 2.1 Table of Contents I - AFDX / EDE 3 I - 1. AFDX frame layout. 3 I - 2. EDE Message format. 5 II - MX-Foundation 4
More informationAn FPGA-Based Optical IOH Architecture for Embedded System
An FPGA-Based Optical IOH Architecture for Embedded System Saravana.S Assistant Professor, Bharath University, Chennai 600073, India Abstract Data traffic has tremendously increased and is still increasing
More informationAccess Technologies! Fabio Martignon
Access Technologies! Fabio Martignon 1 LAN Ethernet - IEEE 802.3 Broadcast Bus Capacity=10 Mb/s Xerox-Intel-Digital inventors Standardized at the beginning of the 80s as IEEE 802.3 Big Success and Several
More informationOptimizing Performance: Intel Network Adapters User Guide
Optimizing Performance: Intel Network Adapters User Guide Network Optimization Types When optimizing network adapter parameters (NIC), the user typically considers one of the following three conditions
More information