FPGAs and Networking
|
|
- Lisa Fleming
- 5 years ago
- Views:
Transcription
1 FPGAs and Networking Marc Kelly & Richard Hughes-Jones University of Manchester 12th July 27 1
2 Overview of Work Looking into the usage of FPGA's to directly connect to Ethernet for DAQ readout purposes. Testing both 1 and 1 Gig systems. Evaluating the new generation of PCIExpress 1Gig Ethernet cards. Bringing it all together to form a test system. 12th July 27 2
3 Network Virtex4 Test Board 12th July 27 3
4 1 Gig FPGA Work Implemented a MAC + PHY layer inside Xilinx Virtex4 FPGA. Demonstrated working Ethernet between FPGA and remote hosts, however the learning curve is steep, issues with the Xilinx CoreGen design. Adaptable testing design with Network and User FPGA logic separated Once working it has proved reliable, the Network code as survived many re-spins of the design without failing. 12th July 27 4
5 Overview of Design User block Network block 12th July 27 5
6 Receiver Frame Jitter and Packet Loss 12 us (line speed) 9 Frame Jitter 12 us fpga man2_7mar us fpga man2_7mar7 13 us fpga man2_7mar N(n) Frame spacing us Frame spacing us Num Packets Lost us frame spacing Peak separation 4 5 us no coalescence us fpga man2_7mar7 25 us fpga man2_7mar Frame Spacing us us fpga man2_7mar7 Packet loss Frame spacing us Num Packets lost Plots by Richard, stolen from one of his talks. 12th July 27 6
7 1 Gig FPGA Work FPGAs can drive Ethernet. It is easy once configuration hurdle is passed. More testing under way. Request response style operations to pull data out FPGA to simulate an event building scenario. Planned Upgrade to 1Gig Ethernet. Do all tests at 1Gig. Perform some initial testing to try to determine the stability of the RocketIO TX/RX latency. 12th July 27 7
8 1Gig Ethernet Work Richard has nice new 1Gig PCI Express cards made my Myricom. 8xLane design, in theory that has more than enough bandwidth to deal with 1Gig link. Using loaned high end servers as host machines. Performing standard network testing operations using his normal tools. Aim is to determine the suitability of 1Gig systems. 12th July 27 8
9 High-end Server PCs Boston/Supermicro X7DBE Two Dual Core Intel Xeon Woodcrest GHz Independent 1.33GHz FSBuses 53 MHz FD Memory (serial) Parallel access to 4 banks Chipsets: Intel 5P MCH PCIe & Memory ESB2 PCI-X GE etc. PCI 3 8 lane PCIe buses 3* 133 MHz PCI-X 2 Gigabit Ethernet SATA 12th July 27 9
10 Notice rate for 8972 byte packet ~.2% packet loss in 1M packets in receiving host Recv Wire rate Mbit/s gig6 5_myri1GE bytes 1472 bytes 2 bytes 3 bytes 4 bytes 5 bytes 6 bytes 7 bytes 8 bytes 8972 bytes Sending host, 3 CPUs idle For <8 µs packets, 1 CPU is >9% in kernel mode inc ~1% soft int 1 2 Spacing between frames us 1 %cpu1 kernel snd 1 GigE Back2Back: UDP Throughput Kernel web1_pktd-plus Myricom 1G-PCIE-8A-R Fibre rx-usecs=25 Coalescence ON MTU 9 bytes Max throughput 9.4 Gbit/s Receiving host 3 CPUs idle For <8 µs packets, 1 CPU is 7-8% in kernel mode inc ~15% soft int 4 1 bytes gig6 5_myri1GE 1472 bytes 8 2 bytes 6 3 bytes 4 4 bytes C 2 5 bytes 6 bytes 7 bytes Spacing between frames us bytes 8972 bytes 1 bytes gig6 5_myri1GE bytes 2 bytes 3 bytes 4 bytes 5 bytes 6 bytes By Richard, stolen from one of his talks. 12th July 27 3 % cpu1 kernel rec 1 2 Spacing between frames us 3 7 bytes 4 8 bytes 8972 bytes 1
11 1 GigE Back2Back: UDP Latency 5 y =.28x Latency 22 µs & very well behaved Latency Slope.28 µs/byte B2B Expect:.268 µs/byte Mem.4 PCI-e.54 1GigE.8 PCI-e.54 Mem Histogram FWHM ~1 2 us bytes gig bytes gig Latency us Latency us 8 89 bytes gig Message length bytes 6 gig6 5_Myri1GE_rxcoal= Latency us Motherboard: Supermicro X7DBE Chipset: Intel 5P MCH CPU: 2 Dual Intel Xeon GHz with 496k L2 cache Mem bus: 2 independent 1.33 GHz PCI-e 8 lane Linux Kernel web1_pktd-plus Myricom NIC 1G-PCIE-8A-R Fibre myri1ge v firmware v1.4.1 rx-usecs= Coalescence OFF MSI=1 Checksums ON tx_boundary=496 MTU 9 bytes Latency us By Richard, stolen from one of his talks. 12th July
12 B2B UDP with memory access Achievable UDP Throughput mean 9.39 Gb/s sigma 16 mean 9.21 Gb/s sigma 37 mean 9.2 sigma 3 gig6 5_udpmon_membw 96 Recv Wire rate Mbit/s Send UDP traffic B2B with 1GE On receiver run independent memory write task L2 Cache 496 k Byte Write 8k Byte blocks in loop 1% user mode 95 UDP UDP+cpu1 UDP+cpu Packet loss Trial number 4 5 gig6 5_udpmon_membw 3.5 % Packet loss mean.4% mean 1.4 % mean 1.8 % CPU load: 6 7 UDP UDP+cpu1 UDP+cpu Cpu Cpu1 Cpu2 Cpu3 : 6.% us, 74.7% :.% us,.% :.% us,.% : 1.% us,.% sy, sy, sy, sy,.%.%.%.% ni,.3% id, ni, 1.% id, ni, 1.% id, ni,.% id, By Richard, stolen from one of his talks. 12th July 27.%.%.%.% Trial number wa, wa, wa, wa, 1.3%.%.%.% 4 5 hi, 17.7% si, hi,.% si, hi,.% si, hi,.% si, 6.%.%.%.% 7 st st st st 12
13 1Gig Ethernet Work New generation of servers are capable of supporting 1Gig Ethernet, doing real work and NOT being overloaded. New generation of Cards are very capable of supporting 1Gig Ethernet. Things are however Chipset/Server design dependant. Have to make sure the architecture is sound. High bandwidth, low contention designs needed. Need modern host OS, latest drivers etc. 12th July 27 13
Lighting the Blue Touchpaper for UK e-science - Closing Conference of ESLEA Project The George Hotel, Edinburgh, UK March, 2007
Working with 1 Gigabit Ethernet 1, The School of Physics and Astronomy, The University of Manchester, Manchester, M13 9PL UK E-mail: R.Hughes-Jones@manchester.ac.uk Stephen Kershaw The School of Physics
More informationinettest a 10 Gigabit Ethernet Test Unit
1 DANTE City House, 126-130 Hills Road, Cambridge CB2 1PQ, UK And Visiting Fellow, School of Physics and Astronomy, The University of Manchester, Oxford Rd, Manchester UK E-mail: Richard.Hughes-Jones@dante.net
More informationDTN End Host performance and tuning
DTN End Host performance and tuning 1 Gigabit Ethernet & NVME Disks Richard- Hughes Jones Senior Network Advisor, Office of the CTO GEANT AssociaOon - Cambridge Workshop: Moving My Data at High Speeds
More informationCommissioning and Using the 4 Gigabit Lightpath from Onsala to Jodrell Bank
Commissioning and Using the 4 Gigabit Lightpath from Onsala to Jodrell Bank 1 DANTE City House,126-13 Hills Road, Cambridge CB2 1PQ, UK And Visiting Fellow, School of Physics and Astronomy, The University
More informationQuickSpecs. HP Z 10GbE Dual Port Module. Models
Overview Models Part Number: 1Ql49AA Introduction The is a 10GBASE-T adapter utilizing the Intel X722 MAC and X557-AT2 PHY pairing to deliver full line-rate performance, utilizing CAT 6A UTP cabling (or
More informationAn FPGA-Based Optical IOH Architecture for Embedded System
An FPGA-Based Optical IOH Architecture for Embedded System Saravana.S Assistant Professor, Bharath University, Chennai 600073, India Abstract Data traffic has tremendously increased and is still increasing
More informationARISTA: Improving Application Performance While Reducing Complexity
ARISTA: Improving Application Performance While Reducing Complexity October 2008 1.0 Problem Statement #1... 1 1.1 Problem Statement #2... 1 1.2 Previous Options: More Servers and I/O Adapters... 1 1.3
More informationNetFPGA Hardware Architecture
NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials NetFPGA http://netfpga.org 2 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block
More informationOptimizing the GigE transfer What follows comes from company Pleora.
Optimizing the GigE transfer What follows comes from company Pleora. Selecting a NIC and Laptop Based on our testing, we recommend Intel NICs. In particular, we recommend the PRO 1000 line of Intel PCI
More information6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
More informationHigh bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK
High bandwidth, Long distance. Where is my throughput? Robin Tasker CCLRC, Daresbury Laboratory, UK [r.tasker@dl.ac.uk] DataTAG is a project sponsored by the European Commission - EU Grant IST-2001-32459
More informationInvestigation of the Performance of 100Mbit and Gigabit Ethernet Components Using Raw Ethernet Frames
Investigation of the Performance of Mbit and Gigabit Ethernet Components Using Raw Ethernet Frames ATL-COM-DAQ-2-4 R. E. Hughes-Jones, F. Saka 2. Introduction This paper describes tests carried out as
More informationIntroduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
More information10GE network tests with UDP. Janusz Szuba European XFEL
10GE network tests with UDP Janusz Szuba European XFEL Outline 2 Overview of initial DAQ architecture Slice test hardware specification Initial networking test results DAQ software UDP tests Summary 10GE
More informationThe CMS Event Builder
The CMS Event Builder Frans Meijers CERN/EP-CMD CMD on behalf of the CMS-DAQ group CHEP03, La Jolla, USA, March 24-28 28 2003 1. Introduction 2. Selected Results from the Technical Design Report R&D programme
More informationMulti-Gigabit Transceivers Getting Started with Xilinx s Rocket I/Os
Multi-Gigabit Transceivers Getting Started with Xilinx s Rocket I/Os Craig Ulmer cdulmer@sandia.gov July 26, 2007 Craig Ulmer SNL/CA Sandia is a multiprogram laboratory operated by Sandia Corporation,
More information46PaQ. Dimitris Miras, Saleem Bhatti, Peter Kirstein Networks Research Group Computer Science UCL. 46PaQ AHM 2005 UKLIGHT Workshop, 19 Sep
46PaQ Dimitris Miras, Saleem Bhatti, Peter Kirstein Networks Research Group Computer Science UCL 46PaQ AHM 2005 UKLIGHT Workshop, 19 Sep 2005 1 Today s talk Overview Current Status and Results Future Work
More informationPCIe 10G 5-Speed. Multi-Gigabit Network Card
PCIe 10G 5-Speed Multi-Gigabit Network Card User Manual Ver. 2.00 All brand names and trademarks are properties of their respective owners. Contents: Chapter 1: Introduction... 3 1.1 Product Introduction...
More informationEnd-user systems: NICs, MotherBoards, Disks, TCP Stacks & Applications
2th-21st June 25 NeSC Edinburgh http://gridmon.dl.ac.uk/nfnn/ End-user systems: NICs, MotherBoards, Disks, TCP Stacks & Applications Richard Hughes-Jones Work reported is from many Networking Collaborations
More informationOptimizing Performance: Intel Network Adapters User Guide
Optimizing Performance: Intel Network Adapters User Guide Network Optimization Types When optimizing network adapter parameters (NIC), the user typically considers one of the following three conditions
More informationAltos R320 F3 Specifications. Product overview. Product views. Internal view
Product overview The Altos R320 F3 single-socket 1U rack server delivers great performance and enterprise-level scalability in a space-saving design. Proactive management utilities effectively handle SMB
More informationMyricom s Myri-10G Software Support for Network Direct (MS MPI) on either 10-Gigabit Ethernet or 10-Gigabit Myrinet
Myricom s Myri-10G Software Support for Network Direct (MS MPI) on either 10-Gigabit Ethernet or 10-Gigabit Myrinet Dr. Markus Fischer Senior Software Architect fischer@myri.com 30. März 2009 2. Treffen
More information5-Speed NBASE-T Network. Controller Card
5-Speed NBASE-T Network Controller Card User Manual Ver. 1.00 All brand names and trademarks are properties of their respective owners. Contents: Chapter 1: Introduction... 3 1.1 Product Introduction...
More informationOneCore Storage SDK 5.0
OneCore Storage SDK 5.0 SCST 16G FC Performance Report March 28, 2014 2014 Emulex Corporation Overview Contains performance results for the SCST target mode driver with a dual-port 16G FC LPe16002B-M6
More informationEvaluation of the LDC Computing Platform for Point 2
Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006 Purpose Background: Test the machine (X6DHE-XB) as LDC with 6 D-RORCs
More informationM100 GigE Series. Multi-Camera Vision Controller. Easy cabling with PoE. Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports
M100 GigE Series Easy cabling with PoE Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports Maximized acquisition performance through 6 GigE independent channels Common features
More informationPCIe 10G SFP+ Network Card
PCIe 10G SFP+ Network Card User Manual Ver. 1.00 All brand names and trademarks are properties of their respective owners. Contents: Chapter 1: Introduction... 3 1.1 Product Introduction... 3 1.2 Features...
More informationProduct Overview. Programmable Network Cards Network Appliances FPGA IP Cores
2018 Product Overview Programmable Network Cards Network Appliances FPGA IP Cores PCI Express Cards PMC/XMC Cards The V1151/V1152 The V5051/V5052 High Density XMC Network Solutions Powerful PCIe Network
More informationFELIX the new detector readout system for the ATLAS experiment
FrontEnd LInk exchange LIX the new detector readout system for the ATLAS experiment Julia Narevicius Weizmann Institute of Science on behalf of the ATLAS Collaboration Introduction to ATLAS readout: today
More informationM100 GigE Series. Multi-Camera Vision Controller. Easy cabling with PoE. Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports
M100 GigE Series Easy cabling with PoE Multiple inspections available thanks to 6 GigE Vision ports and 4 USB3 ports Maximized acquisition performance through 6 GigE independent channels Common features
More informationProgrammable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures
Programmable Logic Design Grzegorz Budzyń Lecture 15: Advanced hardware in FPGA structures Plan Introduction PowerPC block RocketIO Introduction Introduction The larger the logical chip, the more additional
More informationAn Intelligent NIC Design Xin Song
2nd International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2016) An Intelligent NIC Design Xin Song School of Electronic and Information Engineering Tianjin Vocational
More informationIBM POWER8 100 GigE Adapter Best Practices
Introduction IBM POWER8 100 GigE Adapter Best Practices With higher network speeds in new network adapters, achieving peak performance requires careful tuning of the adapters and workloads using them.
More informationImproving Packet Processing Performance of a Memory- Bounded Application
Improving Packet Processing Performance of a Memory- Bounded Application Jörn Schumacher CERN / University of Paderborn, Germany jorn.schumacher@cern.ch On behalf of the ATLAS FELIX Developer Team LHCb
More informationAdvanced Computer Networks. End Host Optimization
Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct
More informationComputer buses and interfaces
FYS3240-4240 Data acquisition & control Computer buses and interfaces Spring 2018 Lecture #7 Reading: RWI Ch7 and page 559 Bekkeng 14.02.2018 Abbreviations B = byte b = bit M = mega G = giga = 10 9 k =
More information1 Port PCI Express 10 Gigabit Ethernet Network Card - PCIe x4 10Gb NIC
1 Port PCI Express 10 Gigabit Ethernet Network Card - PCIe x4 10Gb NIC Product ID: ST10000SPEX The ST10000SPEX PCI Express 10 Gbps Network Card lets you add a 10-Gigabit Ethernet port to your server or
More informationFELI. : the detector readout upgrade of the ATLAS experiment. Soo Ryu. Argonne National Laboratory, (on behalf of the FELIX group)
LI : the detector readout upgrade of the ATLAS experiment Soo Ryu Argonne National Laboratory, sryu@anl.gov (on behalf of the LIX group) LIX group John Anderson, Soo Ryu, Jinlong Zhang Hucheng Chen, Kai
More informationThe new detector readout system for the ATLAS experiment
LInk exange The new detector readout system for the ATLAS experiment Soo Ryu Argonne National Laboratory On behalf of the ATLAS Collaboration ATLAS DAQ for LHC Run2 (2015-2018) 40MHz L1 trigger 100kHz
More informationOpen Source Traffic Analyzer
Open Source Traffic Analyzer Daniel Turull June 2010 Outline 1 Introduction 2 Background study 3 Design 4 Implementation 5 Evaluation 6 Conclusions 7 Demo Outline 1 Introduction 2 Background study 3 Design
More informationPCI Express x8 Single Port SFP+ 10 Gigabit Server Adapter (Intel 82599ES Based) Single-Port 10 Gigabit SFP+ Ethernet Server Adapters Provide Ultimate
NIC-PCIE-1SFP+-PLU PCI Express x8 Single Port SFP+ 10 Gigabit Server Adapter (Intel 82599ES Based) Single-Port 10 Gigabit SFP+ Ethernet Server Adapters Provide Ultimate Flexibility and Scalability in Virtual
More informationReducing CPU and network overhead for small I/O requests in network storage protocols over raw Ethernet
Reducing CPU and network overhead for small I/O requests in network storage protocols over raw Ethernet Pilar González-Férez and Angelos Bilas 31 th International Conference on Massive Storage Systems
More informationPCI Express x8 Quad Port 10Gigabit Server Adapter (Intel XL710 Based)
NIC-PCIE-4SFP+-PLU PCI Express x8 Quad Port 10Gigabit Server Adapter (Intel XL710 Based) Key Features Quad-port 10 GbE adapters PCI Express* (PCIe) 3.0, x8 Exceptional Low Power Adapters Network Virtualization
More information10 Gbit/s Challenge inside the Openlab framework
10 Gbit/s Challenge inside the Openlab framework Sverre Jarp IT Division CERN SJ Feb 2003 1 Agenda Introductions All Overview Sverre Feedback Enterasys HP Intel Further discussions Elaboration of plan
More information2-Port PCI Express 10GBase-T Ethernet Network Card - with Intel X540 Chip
2-Port PCI Express 10GBase-T Ethernet Network Card - with Intel X540 Chip Product ID: ST20000SPEXI Now, you can add 10 GbE networking, while minimizing your deployment costs. This 10Gbase-T network card
More information10Gbps TCP/IP streams from the FPGA
TWEPP 2013 10Gbps TCP/IP streams from the FPGA for the CMS DAQ Eventbuilder Network Petr Žejdl, Dominique Gigi on behalf of the CMS DAQ Group 26 September 2013 Outline CMS DAQ Readout System TCP/IP Introduction,
More informationThe NE010 iwarp Adapter
The NE010 iwarp Adapter Gary Montry Senior Scientist +1-512-493-3241 GMontry@NetEffect.com Today s Data Center Users Applications networking adapter LAN Ethernet NAS block storage clustering adapter adapter
More informationAchieving 98Gbps of Crosscountry TCP traffic using 2.5 hosts, 10 x 10G NICs, and 10 TCP streams
Achieving 98Gbps of Crosscountry TCP traffic using 2.5 hosts, 10 x 10G NICs, and 10 TCP streams Eric Pouyoul, Brian Tierney ESnet January 25, 2012 ANI 100G Testbed ANI Middleware Testbed NERSC To ESnet
More informationOE2G2I35 Dual Port Copper Gigabit Ethernet OCP Mezzanine Adapter Intel I350BT2 Based
OE2G2I35 Dual Port Copper Gigabit Ethernet OCP Mezzanine Adapter Intel I350BT2 Based Product Description Silicom s Gigabit Ethernet Open Compute Project (OCP) mezzanine adapter is designed for use with
More informationAcer AR320 F1 specifications
Product overview The AR320 F1 is a single-socket server that delivers great performance and enterprise-level scalability in a space-saving design. Driven by a robust processor, huge memory footprint, and
More informationAcer AC100 Server Specifications
Product Overview The AC100 is a micro server in the true sense of the word. Sporting server-class specs including ECC memory, Intel Xeon processor support, and an 80 PLUS high-efficiency power supply,
More informationVideo capture using GigE Vision with MIL. What is GigE Vision
What is GigE Vision GigE Vision is fundamentally a standard for transmitting video from a camera (see Figure 1) or similar device over Ethernet and is primarily intended for industrial imaging applications.
More informationA-GEAR 10Gigabit Ethernet Server Adapter X520 2xSFP+
Product Specification NIC-10G-2BF A-GEAR 10Gigabit Ethernet Server Adapter X520 2xSFP+ Apply Dual-port 10 Gigabit Fiber SFP+ server connections, These Server Adapters Provide Ultimate Flexibility and Scalability
More informationAltos T310 F3 Specifications
Product overview The Altos T310 F3 delivers proactive management tools matched by best priceperformance technology ideal for SMB and branch office operations. This singlesocket tower server features an
More information5051 & 5052 PCIe Card Overview
5051 & 5052 PCIe Card Overview About New Wave New Wave DV provides high performance network interface cards, system level products, FPGA IP cores, and custom engineering for: High-bandwidth low-latency
More informationJMR ELECTRONICS INC. WHITE PAPER
THE NEED FOR SPEED: USING PCI EXPRESS ATTACHED STORAGE FOREWORD The highest performance, expandable, directly attached storage can be achieved at low cost by moving the server or work station s PCI bus
More informationAvoid Bottlenecks Using PCI Express-Based Embedded Systems
Avoid Bottlenecks Using PCI Express-Based Embedded Systems Implementing efficient data movement is a critical element in high-performance embedded systems, and the advent of PCI Express has presented us
More informationNetwork Design Considerations for Grid Computing
Network Design Considerations for Grid Computing Engineering Systems How Bandwidth, Latency, and Packet Size Impact Grid Job Performance by Erik Burrows, Engineering Systems Analyst, Principal, Broadcom
More informationSchematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.
A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board
More informationRiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
More informationHardware NVMe implementation on cache and storage systems
Hardware NVMe implementation on cache and storage systems Jerome Gaysse, IP-Maker Santa Clara, CA 1 Agenda Hardware architecture NVMe for storage NVMe for cache/application accelerator NVMe for new NVM
More informationIntel PRO/1000 PT and PF Quad Port Bypass Server Adapters for In-line Server Appliances
Technology Brief Intel PRO/1000 PT and PF Quad Port Bypass Server Adapters for In-line Server Appliances Intel PRO/1000 PT and PF Quad Port Bypass Server Adapters for In-line Server Appliances The world
More informationImplementing Ultra Low Latency Data Center Services with Programmable Logic
Implementing Ultra Low Latency Data Center Services with Programmable Logic John W. Lockwood, CEO: Algo-Logic Systems, Inc. http://algo-logic.com Solutions@Algo-Logic.com (408) 707-3740 2255-D Martin Ave.,
More informationFPGA Implementation of RDMA-Based Data Acquisition System Over 100 GbE
1 FPGA Implementation of RDMA-Based Data Acquisition System Over 100 GbE Wassim Mansour, Member, IEEE, Nicolas Janvier, Member, IEEE, and Pablo Fajardo Abstract This paper presents an RDMA over Ethernet
More informationAcer AR320 F2 Specifications
Acer AR320 F2 Specifications What Product overview The AR320 F2 single-socket server delivers great performance and enterprise-level scalability in a space-saving design. Proactive management utilities
More informationSolving the Data Transfer Bottleneck in Digitizers
Solving the Data Transfer Bottleneck in Digitizers With most modern PC based digitizers and data acquisition systems a common problem is caused by the fact that the ADC technology usually runs in advance
More informationMyri-10G Myrinet Converges with Ethernet
Myri-10G Myrinet Converges with Ethernet David PeGan VP, Sales dave@myri.com (Substituting for Tom Leinberger) 4 October 2006 Oklahoma Supercomputing Symposium 1 New Directions for Myricom Although Myricom
More informationVM Migration Acceleration over 40GigE Meet SLA & Maximize ROI
VM Migration Acceleration over 40GigE Meet SLA & Maximize ROI Mellanox Technologies Inc. Motti Beck, Director Marketing Motti@mellanox.com Topics Introduction to Mellanox Technologies Inc. Why Cloud SLA
More informationROM Status Update. U. Marconi, INFN Bologna
ROM Status Update U. Marconi, INFN Bologna Drift Chamber ~ 35 L1 processor EMC ~ 80 L1 processor? SVT L1 processor L3 to L5 ~15 Radiation wall Clk, L1, Sync Cmds Global Level1 Trigger (GLT) Raw L1 FCTS
More informationInternet data transfer record between CERN and California. Sylvain Ravot (Caltech) Paolo Moroni (CERN)
Internet data transfer record between CERN and California Sylvain Ravot (Caltech) Paolo Moroni (CERN) Summary Internet2 Land Speed Record Contest New LSR DataTAG project and network configuration Establishing
More informationAnnouncements Homework: Next Week: Research Paper:
Announcements Homework: Read Chapter Four and complete Homework 4 Next Week: Quiz on Chapter Four Handout Lecture/Discussion on Chapter Five OSI Model Lab on Configuring Windows 7 Research Paper: Due on
More informationAcer AT310 F2 Specifications
Product overview The AT310 F2 delivers proactive manageability tools matched by best price-performance technology ideal for SMB and branch office business operations. This single-socket tower server also
More informationCisco Ultra Packet Core High Performance AND Features. Aeneas Dodd-Noble, Principal Engineer Daniel Walton, Director of Engineering October 18, 2018
Cisco Ultra Packet Core High Performance AND Features Aeneas Dodd-Noble, Principal Engineer Daniel Walton, Director of Engineering October 18, 2018 The World s Top Networks Rely On Cisco Ultra 90+ 300M
More informationEthernet transport protocols for FPGA
Ethernet transport protocols for FPGA Wojciech M. Zabołotny Institute of Electronic Systems, Warsaw University of Technology Previous version available at: https://indico.gsi.de/conferencedisplay.py?confid=3080
More informationLANCOM Techpaper IEEE n Indoor Performance
Introduction The standard IEEE 802.11n features a number of new mechanisms which significantly increase available bandwidths. The former wireless LAN standards based on 802.11a/g enable physical gross
More informationRonald van der Pol
Ronald van der Pol Outline! Goal of this project! 40GE demonstration setup! Application description! Results! Conclusions Goal of the project! Optimize single server disk to network I/O!
More informationnforce 680i and 680a
nforce 680i and 680a NVIDIA's Next Generation Platform Processors Agenda Platform Overview System Block Diagrams C55 Details MCP55 Details Summary 2 Platform Overview nforce 680i For systems using the
More informationCompute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen
Compute Node Design for DAQ and Trigger Subsystem in Giessen Justus Liebig University in Giessen Outline Design goals Current work in Giessen Hardware Software Future work Justus Liebig University in Giessen,
More informationInterrupt Swizzling Solution for Intel 5000 Chipset Series based Platforms
Interrupt Swizzling Solution for Intel 5000 Chipset Series based Platforms Application Note August 2006 Document Number: 314337-002 Notice: This document contains information on products in the design
More informationfit-pc Intense 2 Overview
specifications Specifications: Overview is the second generation of the acclaimed miniature fanless PC, and further improves the best-in-class features of its predecessor with 4 th and 5 th generations
More informationThe Myricom ARC Series with DBL
The Myricom ARC Series with DBL Drive down Tick-To-Trade latency with CSPi s Myricom ARC Series of 10 gigabit network adapter integrated with DBL software. They surpass all other full-featured adapters,
More informationD1.1 Server Scalibility
D1.1 Server Scalibility Ronald van der Pol and Freek Dijkstra SARA Computing & Networking Services, Science Park 121, 1098 XG Amsterdam, The Netherlands March 2010 ronald.vanderpol@sara.nl,freek.dijkstra@sara.nl
More informationThe Myricom ARC Series of Network Adapters with DBL
The Myricom ARC Series of Network Adapters with DBL Financial Trading s lowest latency, most full-featured market feed connections Drive down Tick-To-Trade latency with CSPi s Myricom ARC Series of 10
More informationMachine Vision Camera Interfaces. Korean Vision Show April 2012
Machine Vision Camera Interfaces Korean Vision Show April 2012 Vision Interfaces Page 1 Machine Vision Hardware Interface Standards PCI, CPCI V2.2, PCIe V2.x USB2, USB3 Vision IEEE1394 (no development
More informationNetwork Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
More informationNo More Waiting Around
White Paper 10 GbE NETWORK UPGRADE FOR SMB FOR IT ADMINISTRATORS, DECISION-MAKERS, AND OWNERS OF SMALL TO MEDIUM-SIZED BUSINESSES No More Waiting Around How 10 Gb/s Will Change Your Company Network Introduction
More informationPC BASED REAL TIME DATA EXCHANGE ON 10GbE OPTICAL NETWORK USING RTOS*
THIC Software and Hardware Technology THCC03 PC BASED REAL TIME DATA EXCHANGE ON 10GbE OPTICAL NETWORK USING RTOS* Ninth International Workshop on Personal Computers and Particle Accelerator Controls (PCaPAC
More informationI/O Channels. RAM size. Chipsets. Cluster Computing Paul A. Farrell 9/8/2011. Memory (RAM) Dept of Computer Science Kent State University 1
Memory (RAM) Standard Industry Memory Module (SIMM) RDRAM and SDRAM Access to RAM is extremely slow compared to the speed of the processor Memory busses (front side busses FSB) run at 100MHz to 800MHz
More informationOpenFlow Software Switch & Intel DPDK. performance analysis
OpenFlow Software Switch & Intel DPDK performance analysis Agenda Background Intel DPDK OpenFlow 1.3 implementation sketch Prototype design and setup Results Future work, optimization ideas OF 1.3 prototype
More informationFast-communication PC Clusters at DESY Peter Wegner DV Zeuthen
Fast-communication PC Clusters at DESY Peter Wegner DV Zeuthen 1. Motivation, History, Cluster Schema 2. PC cluster fast interconnect 3. PC Cluster Hardware 4. PC Cluster Software 5. Operating 6. Future
More informationeslim SV Dual and Quad-Core Xeon Server Dual and Quad-Core Server Computing Leader!! ESLIM KOREA INC.
eslim SV7-2186 Dual and Quad-Core Xeon Server www.eslim.co.kr Dual and Quad-Core Server Computing Leader!! ESLIM KOREA INC. 1. Overview eslim SV7-2186 Server Dual and Quad-Core Intel Xeon Processors 4
More informationKey Points. Rotational delay vs seek delay Disks are slow. Techniques for making disks faster. Flash and SSDs
IO 1 Today IO 2 Key Points CPU interface and interaction with IO IO devices The basic structure of the IO system (north bridge, south bridge, etc.) The key advantages of high speed serial lines. The benefits
More informationThe Future of High-Performance Networking (The 5?, 10?, 15? Year Outlook)
Workshop on New Visions for Large-Scale Networks: Research & Applications Vienna, VA, USA, March 12-14, 2001 The Future of High-Performance Networking (The 5?, 10?, 15? Year Outlook) Wu-chun Feng feng@lanl.gov
More informationDiamond Networks/Computing. Nick Rees January 2011
Diamond Networks/Computing Nick Rees January 2011 2008 computing requirements Diamond originally had no provision for central science computing. Started to develop in 2007-2008, with a major development
More informationPE2G6SFPI35 Six Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based
PE2G6SFPI35 Six Port SFP Gigabit Ethernet PCI Express Server Adapter Intel i350am4 Based Product Description Silicom s Six Port SFP Gigabit Ethernet PCI Express Server adapter is PCI-Express X8 network
More informationPC DESY Peter Wegner. PC Cluster Definition 1
PC Cluster @ DESY Peter Wegner 1. Motivation, History 2. Myrinet-Communication 4. Cluster Hardware 5. Cluster Software 6. Future PC Cluster Definition 1 Idee: Herbert Cornelius (Intel München) 1 PC Cluster
More informationIn-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System
In-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System A presentation for LMCO-MPAR project 2007 briefing Dr. Yan Zhang School of Electrical and Computer
More informationThe Convergence of Storage and Server Virtualization Solarflare Communications, Inc.
The Convergence of Storage and Server Virtualization 2007 Solarflare Communications, Inc. About Solarflare Communications Privately-held, fabless semiconductor company. Founded 2001 Top tier investors:
More informationPLUSOPTIC NIC-PCIE-2SFP+-V2-PLU
PLUSOPTIC NIC-PCIE-2SFP+-V2-PLU PCI Express v3.0 x8 Dual Port SFP+ 10 Gigabit Server Adapter (Intel X710- BM2 Based) Overview: NIC-PCIE-2SFP+-V2-PLU is PLUSOPTIC a new generation of high-performance server
More informationGRVI Phalanx. A Massively Parallel RISC-V FPGA Accelerator Accelerator. Jan Gray
GRVI Phalanx A Massively Parallel RISC-V FPGA Accelerator Accelerator Jan Gray jan@fpga.org Introduction FPGA accelerators are hot MSR Catapult. Intel += Altera. OpenPOWER + Xilinx FPGAs as computers Massively
More information