OpenSPARC Program. David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc.
|
|
|
- Gregory Ward
- 5 years ago
- Views:
Transcription
1 OpenSPARC Program David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. 1
2 Agenda What is OpenSPARC? OpenSPARC University Program OpenSPARC Resources 2
3 The open-source versions of Sunʼs UltraSPARC T1 & T2 microprocessors, chip multi-threaded multi-core designs. 3
4 World's First 64-bit Open Source Microprocessor Governed by GPLv2 4
5 Complete Processor Architecture Freely downloadable now: OpenSPARC T1 RTL (Verilog) OpenSPARC T2 RTL (Verilog) OpenSPARC T2 developer resources > Documentation > Simulation tools > Verification Package Plus other essential CMT developer tools And links to partner sites All available on opensparc.net 5
6 Is Building Momentum Innovation will happen everywhere Innovation Happens Everywhere ~10,000 downloads 6
7 OpenSPARC University Program 7
8 University Programs for OpenSPARC Sun supports academic use of OpenSPARC > Collaborations > Centers of Excellence (CoE) > For university: > access to real, modern industrial microprocessor designs and full verification test suites! > publicity and prestige that aids in obtaining grants > Sharing of course material on OpenSPARC website > Hosting of projects on OpenSPARC website > Go to to see more 8
9 University Uses for OpenSPARC Starting point for lab courses > a working design that can be modified for lab projects in computer architecture or VLSI design courses Real-world input to test robustness of CAD tools and simulators developed at Univ. > major industry CAD tool vendors already doing this! Burn derivative processors into FPGAs > quick design iterations > high-speed emulation Trigger spin-off/start-up ventures? 9
10 University Uses for OpenSPARC (cont.) Experimental processor designs > highly threaded, high-bandwidth network processor > add more FPUs, for highly threaded HPC > > > > processing node add crytographic processing elements, for highbandwidth crypto engine add coprocessors for specialized functions research into optimizing useful work done per watt of power consumed (efficiency) computer architecture research - add/remove instructions, new operating modes 10
11 OpenSPARC Curriculum Hardware Hardware/Software Software Computer Architecture CMT programming Micro-Architecture Developer Tools VLSI Design Hypervisor Application Tuning (frontend & backend) Operating System Port Compilers FPGA implementation HW/SW Co-Design Optimization Tools I/O, memory interface Performance Studies Cool Tools Networking Algorithm development Security Virtualization Blend of Teaching, Lab and Research work 11
12 Donation Programs to Support OpenSPARC Teaching and Research Server Donations > T2000 or T5120 configurations > Sun internal sponsors submit requests FPGA Donations: ~120 requests received since Sept 8! > Xilinx OpenSPARC FPGA Evaluation Platform > Professors submit request at: 12
13 Nine OpenSPARC Centers of Excellence 13
14 China Universities Go Open Developing 10 courses using OpenSPARC Translating OpenSPARC books to Chinese Training workshop for professors Oct. 29, 08 14
15 Taiwan Universities Join OpenSPARC Sun Microsystems, Inc., with the support of the Embedded Software Consortium under the Ministry of Education announced today the partnership with National Taiwan University, National Tsing Hua University (NTHU), and National Chiao Tung University to promote OpenSPARC technology development. In an announcement held on July 7th, in Taipei, Sridhar Vajapey, Sun Microsystems, gave the opening and talked about OpenSPARC program followed by Dr. Shyu, Dean of EECS of NTHU, representing MOE's SoC program, and Dr. Lee, Professor of NTHU and Director for MOE's ESW program. 15
16 University of Sao Paulo, Brazil Feb Courses and Research in OpenSPARC Mar. 2008, 2 day IEEE Workshop on OpenSPARC Architecture Aug. 2008, Ph.D. student at USP, presented two topics related to OpenSPARC work being done at USP. > Random regression test for OpenSPARC T1 > Communication structure performance analysis based on transaction level modeling for OpenSPARC processors 16
17 University Work Highlights: Australia: High Performance Scientific Computation Courses Canada: Modeling Throughput of Fine-grained Multi-threaded Architectures & Multi-processor Scheduling India: Architecture, CMT & VLSI CAD courses Israel: Concurrent algorithms & Compilation, Multiprocessor programming Mexico: Coursework in concurrent computing Spain: Paper on Improving Search Engines Performance on Multi-threading Processors" accepted at VECPAR 2008; Computer architecture masters courses 17
18 University Highlights, Cont. Sweden: CMT courses & research Switzerland: SW Transactional memory UK: Multiprocessing & concurrent programming courses, FPGA USA: VLSI design, Coverage-directed test generation, NSF network test bed, Reliability Aware Computer Architecture course, thread scheduling and power, memory models, concurrent data structures, work on findbugs (for heavily threaded programs) 18
19 OpenSPARC: Resources Downloads Books Online training FPGA Curricula 19
20 T1: What's Available- for HW Engineering RTL (Verilog) of OpenSPARC T1 design (8 cores, 32 threads 14 million lines of code!) RTL for reduced OpenSPARC, for FPGA Synthesis scripts for RTL Verification test suites UltraSPARC Architecture 2005 spec UltraSPARC T1 implementation spec Full OpenSPARC simulation environment CoolTools - including Sun Studio software, SPARC-optimized GCC compiler, development tools, ATS, etc 20
21 T1: What's Available - for SW Engineering Architecture and Performance Modeling Package, including: > SAS Instruction-accurate SPARC Architecture Simulator (includes source code) > SAM SPARC instruction-accurate full-system simulator (includes source code) > Solaris Images for simulation: Solaris 10, Hypervisor, OBP > Legion SPARC full-system simulation model for Software Developers (includes source code) > Hypervisor source code > Documentation 21
22 OpenSPARC/Niagara in textbooks Computer Architecture: A Quantitative Approach, 4th edition by John Hennessy and David Patterson Oct Published Nov
23 Solaris Application Programming Author: Darryl Gove Performance Analyst Sun Microsystems Published January 2008 "Solaris Application Programming... gives you the background information, tips, and techniques for developing, optimizing, and debugging applications on Solaris." 23
24 Using OpenMP Portable Shared Memory Parallel Programming Published October 2007 Authors: Barbara Chapman Professor of Computer Science University of Houston Gabriele Jost Principal Member of Technical Staff Application Server Performance Eng. Oracle, Inc. Ruud van der Pas Senior Staff Engineer Sun Microsystems 24
25 New Book Written by a team of OpenSPARC designers, developers and programmers A how to book to guide users as they develop their own OpenSPARC designs. Buy on Lulu.com Amazon.com, or download free PDF at 25
26 New Online Training Available Slide-Cast Presentations by Sun Engineers 1. OpenSPARC Program 2. Chip Multi-Threading 3. Architecture 4. T1 Overview 5. T2 Overview 6. What's available 7. FPGA 8. Simulators 9. Hyperviser & Virtualisation 10. Compiler 11. OpenSolaris 12. Community Participation 26
27 Xilinx OpenSPARC Evaluation Kit ML505 board with XC5VLX110T FPGA upgrade Includes USB interface for FPGA programming Tested with OpenSPARC T1 release 1.6 design Ships With: FPGA Board, with power supply and 256 MB DRAM Platform USB download cable Host to host SATA crossover cable Compact flash card with OpenSPARC T1 1.6 ace files 27
28 Kit Contents 28
29 Curricula: Use Others', Share Yours Growing community of faculty using and sharing their OpenSPARC curricula 29
30 More Curricula Available 30
31 Why OpenSPARC? View Excerpts from Education and Research Conference 2008, Carnegie Mellon University Professor Dr. James Hoe's highlights from the Panel Discussion at the ERC. (7:27) at 31
32 64 bit, 64 threads, and free 32
33 OpenSPARC Program David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. 33
The Development and Deployment of Embedded Software Curricula in Taiwan
The Development and Deployment of Embedded Software Curricula in Taiwan Shiao-Li Tsao, Tai-Yi Huang, and Chung-Ta King Dept. of Computer Science, National Chiao Tung University, Hsinchu, Taiwan sltsao@cs.nctu.edu.tw
Industry perspective on Chip Multi-Threading: Bridging the gap with academia using OpenSPARC
Industry perspective on Chip Multi-Threading: Bridging the gap with academia using OpenSPARC Dwayne Lee OpenSPARC Community Manager Shrenik Mehta Senior Director, Frontend Technologies & OpenSPARC Program
Using Verilog HDL to Teach Computer Architecture Concepts
Using Verilog HDL to Teach Computer Architecture Concepts Dr. Daniel C. Hyde Computer Science Department Bucknell University Lewisburg, PA 17837, USA hyde@bucknell.edu Paper presented at Workshop on Computer
UPCRC Overview. Universal Computing Research Centers launched at UC Berkeley and UIUC. Andrew A. Chien. Vice President of Research Intel Corporation
UPCRC Overview Universal Computing Research Centers launched at UC Berkeley and UIUC Andrew A. Chien Vice President of Research Intel Corporation Announcement Key Messages Microsoft and Intel are announcing
Getting to Work with OpenPiton. Princeton University. OpenPit
Getting to Work with OpenPiton Princeton University http://openpiton.org OpenPit Princeton Parallel Research Group Redesigning the Data Center of the Future Chip Architecture Operating Systems and Runtimes
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
Leveraging OpenSPARC. ESA Round Table 2006 on Next Generation Microprocessors for Space Applications EDD
Leveraging OpenSPARC ESA Round Table 2006 on Next Generation Microprocessors for Space Applications G.Furano, L.Messina TEC- OpenSPARC T1 The T1 is a new-from-the-ground-up SPARC microprocessor implementation
Getting to Work with OpenPiton
Getting to Work with OpenPiton Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff
The COE Department. Sadiq M. Sait, Ph.D. Department of Computer Engineering
The COE Department Sadiq M. Sait, Ph.D sadiq@kfupm.edu.sa Department of Computer Engineering College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals Dhahran, Saudi Arabia
Title: ====== Open Research Compiler (ORC): Proliferation of Technologies and Tools
Tutorial Proposal to Micro-36 Title: ====== Open Research Compiler (ORC): Proliferation of Technologies and Tools Abstract: ========= Open Research Compiler (ORC) has been well adopted by the research
University Programs. Marketing Robert Owen. Research: ad-hoc teams. Recruitment HR
University Programs Research: ad-hoc teams Marketing Robert Owen Recruitment HR Marketing: Grow market share! Drive the use of company tools & IP into Curriculum, Projects, & Labs to create an instinctive
Open Environment for Design
Open Environment for Design Open Access Conference Apr 11th, 2006 Sunil Joshi Sr. Vice President, Design Tools, Performance and QA Scalable Systems Group. Agenda Enough said about OpenAccess...... Just
Hardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
OpenMP 4.0: A Significant Paradigm Shift in Parallelism
OpenMP 4.0: A Significant Paradigm Shift in Parallelism Michael Wong OpenMP CEO michaelw@ca.ibm.com http://bit.ly/sc13-eval SC13 OpenMP 4.0 released 2 Agenda The OpenMP ARB History of OpenMP OpenMP 4.0
The Microprocessor as a Microcosm:
The Microprocessor as a Microcosm: A Hands-On Approach to VLSI Design Education David Harris David_Harris@hmc.edu November 2002 Harvey Mudd College Claremont, CA Outline Introduction Course Organization
Embedded Hardware and Software
Embedded Hardware and Software Saved by a Common Language? Nithya A. Ruff, Director, Product Marketing 10/11/2012, Toronto Synopsys 2012 1 Synopsys Industry Leadership $1,800 $1,600 $1,400 $1,200 $1,000
ProtoFlex: FPGA-Accelerated Hybrid Simulator
ProtoFlex: FPGA-Accelerated Hybrid Simulator Eric S. Chung, Eriko Nurvitadhi James C. Hoe, Babak Falsafi, Ken Mai Computer Architecture Lab at Multiprocessor Simulation Simulating one processor in software
Introduction to OpenMP
Introduction to OpenMP Lecture 2: OpenMP fundamentals Overview Basic Concepts in OpenMP History of OpenMP Compiling and running OpenMP programs 2 1 What is OpenMP? OpenMP is an API designed for programming
Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS
Energy Efficient Computing Systems (EECS) Magnus Jahre Coordinator, EECS Who am I? Education Master of Technology, NTNU, 2007 PhD, NTNU, 2010. Title: «Managing Shared Resources in Chip Multiprocessor Memory
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
Dr. Ishaq Unwala Rockwell Pl Phone #: (512)
Dr. Ishaq Unwala 11400 Rockwell Pl Phone #: (512) 567-4467 Austin, TX 78726 i.unwala@gmail.com WORK EXPERIENCE University of Houston Clear Lake, Houston, TX Aug '14 - present Assistant Professor of Computer
Design Issues in Hardware/Software Co-Design
Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,
BERKELEY PAR LAB. RAMP Gold Wrap. Krste Asanovic. RAMP Wrap Stanford, CA August 25, 2010
RAMP Gold Wrap Krste Asanovic RAMP Wrap Stanford, CA August 25, 2010 RAMP Gold Team Graduate Students Zhangxi Tan Andrew Waterman Rimas Avizienis Yunsup Lee Henry Cook Sarah Bird Faculty Krste Asanovic
Jim Grisanzio Sr. Program Manager, OpenSolaris Infrastructure Engineering Member, OpenSolaris Governing Board Sun Microsystems
Building Communities Some of the characters and lessons learned from four years of building OpenSolaris communities and how you can contribute right now. Jim Grisanzio Sr. Program Manager, OpenSolaris
ProtoFlex: FPGA Accelerated Full System MP Simulation
ProtoFlex: FPGA Accelerated Full System MP Simulation Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Babak Falsafi, Ken Mai Computer Architecture Lab at Our work in this area has been supported in part
The Oracle Academy Introduction to Computer Science
The Oracle Academy Introduction to Computer Science The Oracle Academy Welcome! Caron Newman Senior Curriculum Manager The Oracle Academy www.sitwithme.org 2 2012 Oracle Corporation The Oracle Academy
Introduction to OpenMP. Lecture 2: OpenMP fundamentals
Introduction to OpenMP Lecture 2: OpenMP fundamentals Overview 2 Basic Concepts in OpenMP History of OpenMP Compiling and running OpenMP programs What is OpenMP? 3 OpenMP is an API designed for programming
Prof. Steven Nowick. Chair, Computer Engineering Program
Prof. Steven Nowick (nowick@cs.columbia.edu) Chair, Computer Engineering Program Overview of 4000-/6000-Level Comp Eng Courses Selective survey of some key computer engineering courses Focus: COMS (i.e.
Experience with the NetFPGA Program
Experience with the NetFPGA Program John W. Lockwood Algo-Logic Systems Algo-Logic.com With input from the Stanford University NetFPGA Group & Xilinx XUP Program Sunday, February 21, 2010 FPGA-2010 Pre-Conference
The ECE Curriculum. Prof. Bruce H. Krogh Associate Dept. Head.
The ECE Curriculum Prof. Bruce H. Krogh Associate Dept. Head krogh@ece.cmu.edu 1 Freshman year ECE Core Courses 18-100 Introduction to Electrical and Computer Engineering physical devices analog circuits
OWASP Global AppSec Conference Sponsorship
OWASP Global AppSec Conference Sponsorship Open Web Application Security Project (OWASP) is a global open source application security project composed of corporations, educational organizations, and individuals
Advanced High Performance Computing CSCI 580
Advanced High Performance Computing CSCI 580 2:00 pm - 3:15 pm Tue & Thu Marquez Hall 322 Timothy H. Kaiser, Ph.D. tkaiser@mines.edu CTLM 241A http://inside.mines.edu/~tkaiser/csci580fall13/ 1 Two Similar
Exploring Task Parallelism for Heterogeneous Systems Using Multicore Task Management API
EuroPAR 2016 ROME Workshop Exploring Task Parallelism for Heterogeneous Systems Using Multicore Task Management API Suyang Zhu 1, Sunita Chandrasekaran 2, Peng Sun 1, Barbara Chapman 1, Marcus Winter 3,
NetFPGA Update at GEC4
NetFPGA Update at GEC4 http://netfpga.org/ NSF GENI Engineering Conference 4 (GEC4) March 31, 2009 John W. Lockwood http://stanford.edu/~jwlockwd/ jwlockwd@stanford.edu NSF GEC4 1 March 2009 What is the
PG Certificate. VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project)
PG Certificate in VLSI Design & Verification (RTL using Verilog, FPGA Design Flow & Verification) (Live Project) Certificates by National Skill Development Corporation (NSDC), Ministry of Skill Development
Developing a Software Industry with TSP and PSP
Developing a Software Industry with TSP and PSP Carlos Montes de Oca, PhD Center for Mathematical Research CIMAT SM Personal Software Process, PSP, Team Software Process, and TSP are service marks of Carnegie
Smart Grid Maturity Model
Smart Grid Maturity Model Austin Montgomery Software Engineering Institute Carnegie Mellon University Software Engineering Institute Carnegie Mellon University 2 SEI is a federally-funded research and
VERIFICATION OF RISC-V PROCESSOR USING UVM TESTBENCH
VERIFICATION OF RISC-V PROCESSOR USING UVM TESTBENCH Chevella Anilkumar 1, K Venkateswarlu 2 1.2 ECE Department, JNTU HYDERABAD(INDIA) ABSTRACT RISC-V (pronounced "risk-five") is a new, open, and completely
IIBA Enhanced Certification
Gain Insight IIBA Enhanced Certification June 2016 Certification and Recognition Agenda Rationale for Change Stakeholder Engagement Enhanced Certification Framework Q&A 2 Rationale for Change - Today s
Cray XE6 Performance Workshop
Cray XE6 Performance Workshop Multicore Programming Overview Shared memory systems Basic Concepts in OpenMP Brief history of OpenMP Compiling and running OpenMP programs 2 1 Shared memory systems OpenMP
Reference. T1 Architecture. T1 ( Niagara ) Case Study of a Multi-core, Multithreaded
Reference Case Study of a Multi-core, Multithreaded Processor The Sun T ( Niagara ) Computer Architecture, A Quantitative Approach, Fourth Edition, by John Hennessy and David Patterson, chapter. :/C:8
Embedded Systems: Projects
November 2016 Embedded Systems: Projects Davide Zoni PhD email: davide.zoni@polimi.it webpage: home.dei.polimi.it/zoni Contacts & Places Prof. William Fornaciari (Professor in charge) email: william.fornaciari@polimi.it
Outline. Database Management Systems (DBMS) Database Management and Organization. IT420: Database Management and Organization
Outline IT420: Database Management and Organization Dr. Crăiniceanu Capt. Balazs www.cs.usna.edu/~adina/teaching/it420/spring2007 Class Survey Why Databases (DB)? A Problem DB Benefits In This Class? Admin
Introducing the FPGA-Based Prototyping Methodology Manual (FPMM) Best Practices in Design-for-Prototyping
Introducing the FPGA-Based Prototyping Methodology Manual (FPMM) Best Practices in Design-for-Prototyping 1 What s the News? Introducing the FPMM: FPGA-Based Prototyping Methodology Manual Launch of new
THE JAVA ECOSYSTEM Platform for Web & Mobile Games
THE JAVA ECOSYSTEM Platform for Web & Mobile Games Kent Åberg Business Development Manager Education & Research Central & Northern Europe Sun Microsystems Open Communities Always Win Some brands: 2 Started
A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes
A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes Presented at Design Automation Conference (DAC) San Francisco, CA, June 4, 2012. Presented by Chuck Cruse FPGA Hardware
SimXMD: Simulation-based HW/SW Co-Debugging for FPGA Embedded Systems
FPGAworld 2014 SimXMD: Simulation-based HW/SW Co-Debugging for FPGA Embedded Systems Ruediger Willenberg and Paul Chow High-Performance Reconfigurable Computing Group University of Toronto September 9,
SimXMD Co-Debugging Software and Hardware in FPGA Embedded Systems
University of Toronto FPGA Seminar SimXMD Co-Debugging Software and Hardware in FPGA Embedded Systems Ruediger Willenberg and Paul Chow High-Performance Reconfigurable Computing Group University of Toronto
OpenSFS Test Cluster Donation. Dr. Nihat Altiparmak, Assistant Professor Computer Engineering & Computer Science Department University of Louisville
OpenSFS Test Cluster Donation Dr. Nihat Altiparmak, Assistant Professor Computer Engineering & Computer Science Department University of Louisville 4/24/2018 Donation Details Jan 5, 2018 OpenSFS announced
ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 1: Introduction
ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 1: Introduction Ujjwal Guin, Assistant Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849
Information Technology Services. Informational Report for the Board of Trustees October 11, 2017 Prepared effective August 31, 2017
Information Technology Services Informational Report for the Board of Trustees October 11, 2017 Prepared effective August 31, 2017 Information Technology Services TABLE OF CONTENTS UPDATE ON PROJECTS &
Testing & Verification of Digital Circuits ECE/CS 5745/6745. Hardware Verification using Symbolic Computation
Testing & Verification of Digital Circuits ECE/CS 5745/6745 Hardware Verification using Symbolic Computation Instructor: Priyank Kalla (kalla@ece.utah.edu) 3 Credits Mon, Wed 1:25-2:45pm, WEB 2250 Office
Yet Another Implementation of CoRAM Memory
Dec 7, 2013 CARL2013@Davis, CA Py Yet Another Implementation of Memory Architecture for Modern FPGA-based Computing Shinya Takamaeda-Yamazaki, Kenji Kise, James C. Hoe * Tokyo Institute of Technology JSPS
These slides contain projections or other forward-looking statements within the meaning of Section 27A of the Securities Act of 1933, as amended, and
These slides contain projections or other forward-looking statements within the meaning of Section 27A of the Securities Act of 1933, as amended, and Section 21E of the Securities Exchange Act of 1934,
Verification of Multiprocessor system using Hardware/Software Co-simulation
Vol. 2, 85 Verification of Multiprocessor system using Hardware/Software Co-simulation Hassan M Raza and Rajendra M Patrikar Abstract--Co-simulation for verification has recently been introduced as an
NOKIA GROWTH PARTNERS
December 19, 2014 NOKIA GROWTH PARTNERS An independent global growth-stage investor backing entrepreneurs focused on building a connected world. 1998 Nokia has a long and successful history of promoting
ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
AC : TEACHING A LABORATORY-BASED IPV6 COURSE IN A DISTANCE EDUCATION ENVIRONMENT
AC 2007-1962: TEACHING A LABORATORY-BASED IPV6 COURSE IN A DISTANCE EDUCATION ENVIRONMENT Philip Lunsford, East Carolina University Phil Lunsford received a B.S. in Electrical Engineering and a M.S. in
53 rd DAC EXHIBITOR PROSPECTUS
53 rd DAC EXHIBITOR PROSPECTUS Austin Convention Center Austin, Texas Exhibition: June 6-8, 2016 Conference: June 5-9, 2016 DAC.com sponsored by: in technical cooperation with: NETWORK, ENGAGE AND EDUCATE
Dr. Yassine Hariri CMC Microsystems
Dr. Yassine Hariri Hariri@cmc.ca CMC Microsystems 03-26-2013 Agenda MCES Workshop Agenda and Topics Canada s National Design Network and CMC Microsystems Processor Eras: Background and History Single core
CS 378 (Spring 2003) Linux Kernel Programming. Yongguang Zhang. Copyright 2003, Yongguang Zhang
Department of Computer Sciences THE UNIVERSITY OF TEXAS AT AUSTIN CS 378 (Spring 2003) Linux Kernel Programming Yongguang Zhang (ygz@cs.utexas.edu) Copyright 2003, Yongguang Zhang Read Me First Everything
Digital Design: With An Introduction To The Verilog HDL, VHDL, And SystemVerilog (6th Edition) By M. Morris R. Mano, Michael D. Ciletti READ ONLINE
Digital Design: With An Introduction To The Verilog HDL, VHDL, And SystemVerilog (6th Edition) By M. Morris R. Mano, Michael D. Ciletti READ ONLINE If looking for a ebook by M. Morris R. Mano, Michael
BOSTON UNIVERSITY Metropolitan College MET CS342 Data Structures with Java Dr. V.Shtern (Fall 2011) Course Syllabus
BOSTON UNIVERSITY Metropolitan College MET CS342 Data Structures with Java Dr. V.Shtern (Fall 2011) Course Syllabus 1. Course Objectives Welcome to MET CS342 Data Structures with Java. The intent of this
Ensuring Quality in the Cisco Networking Academy Program
Ensuring Quality in the Cisco Networking Academy Program Jackie Barker, Global Field Quality Assurance Manager CISCO Networking Academy Program 1 With Appreciation The Academy Program continues to become
An introduction to CoCentric
A Hand-Out 1 An introduction to CoCentric Las Palmas de G. C., Spain Jun, 27 th, 2002 Agenda 2 System-level SoC design What is SystemC? CoCentric System Studio SystemC based designs verification CoCentric
Supporting Internet Growth and Evolution: The Transition to IPv6
2010/TEL41/DSG/WKSP2/004 Agenda Item: Panel Discussion 1 Supporting Internet Growth and Evolution: The Transition to IPv6 Submitted by: APNIC Workshop for IPv6: Transforming the Internet Chinese Taipei
54 th DAC EXHIBITOR PROSPECTUS
54 th DAC EXHIBITOR PROSPECTUS Austin Convention Center Austin, Texas Exhibition: June 19-21, 2017 Conference: June 18-22, 2017 DAC.com sponsored by: in technical cooperation with: NETWORK ENGAGE AND EDUCATE
AC : INTRODUCING LABORATORIES WITH SOFT PROCES- SOR CORES USING FPGAS INTO THE COMPUTER ENGINEERING CURRICULUM
AC 2012-4159: INTRODUCING LABORATORIES WITH SOFT PROCES- SOR CORES USING FPGAS INTO THE COMPUTER ENGINEERING CURRICULUM Prof. David Henry Hoe, University of Texas, Tyler David Hoe received his Ph.D. in
Outline. March 5, 2012 CIRMMT - McGill University 2
Outline CLUMEQ, Calcul Quebec and Compute Canada Research Support Objectives and Focal Points CLUMEQ Site at McGill ETS Key Specifications and Status CLUMEQ HPC Support Staff at McGill Getting Started
When Will SystemC Replace gcc/g++? Bodo Parady, CTO Pentum Group Inc. Sunnyvale, CA
When Will SystemC Replace gcc/g++? Bodo Parady, CTO Pentum Group Inc. Sunnyvale, CA 94087 bparady@pentum.com SystemC: The Next Programming Who Language Who will support future system development? What
OpenCAPI Technology. Myron Slota Speaker name, Title OpenCAPI Consortium Company/Organization Name. Join the Conversation #OpenPOWERSummit
OpenCAPI Technology Myron Slota Speaker name, Title OpenCAPI Consortium Company/Organization Name Join the Conversation #OpenPOWERSummit Industry Collaboration and Innovation OpenCAPI Topics Computation
Hardware Software Codesign of Embedded System
Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on
HW Trends and Architectures
Pavel Tvrdík, Jiří Kašpar (ČVUT FIT) HW Trends and Architectures MI-POA, 2011, Lecture 1 1/29 HW Trends and Architectures prof. Ing. Pavel Tvrdík CSc. Ing. Jiří Kašpar Department of Computer Systems Faculty
If searching for a book Parallel Programming: Success in a Day: Beginners' Guide to Fast, Easy, and Efficient Learning of Parallel Programming
Parallel Programming: Success In A Day: Beginners' Guide To Fast, Easy, And Efficient Learning Of Parallel Programming (Parallel Programming, Programming,... C++ Programming, Multiprocessor, MPI) By Parallel
Design and Implementation of Arbiter schemes for SDRAM on FPGA
Design and Implementation of Arbiter schemes for SDRAM on FPGA Priyanka C. Sankpal, Arun S. Tigadi, Dr. Hansraj Guhilot Abstract Memories are the storage devices, which typically work with single processing
Saint Petersburg Electrotechnical University "LETI" (ETU "LETI") , Saint Petersburg, Russian FederationProfessoraPopova str.
Saint Petersburg Electrotechnical University "LETI" (ETU "LETI") 197376, Saint Petersburg, Russian FederationProfessoraPopova str., 5 Master s program "Computer Science and Knowledge Discovery" Professor
FACULTY PROFILE. Total Experience : Academic : 7 Years and 3 Months. Degree Branch / Specialization College University
FACULTY PROFILE Name Designation Email ID : A.K.Kavitha : Assistant Professor : kavitha.ece@srit.org Area of Specialization : Wireless Communication Total Experience : Academic : 7 Years and 3 Industry
General Overview & Annex 1: Global Smart Grid Inventory
General Overview & Annex 1: Global Smart Grid Inventory 2 nd EU-US Workshop on Smart Grid Assessment Methodologies Washington DC, 7 th November 2011 Michele de Nigris, RSE, ISGAN Chair Russ Conklin, U.S.
Summary of ANU China Studies External Panel Recommendations
Summary of ANU China Studies External Panel s Report Reference s and Key Points Recommended Response/s Finances Page 9 Point 1 3 rd Paragraph The Report recommends renegotiation of the funding agreement
PREFACE. Changes to the SOPC Edition
PREFACE Changes to the SOPC Edition Rapid Prototyping of Digital Systems provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs
Department of Computer Science & Engineering
Department of Computer Science & Engineering at Technical University of Varna http://cs.tu-varna.bg Our Mission With 45 years of history our department has trained more than 4,000 professionals. We offer
A State of Xen: Virtualization from PDAs to Super Computers
FOR IMMEDIATE RELEASE For media inquiries: Julie Geer, Citrix Systems, Inc. (408) 790-8543 or julie.geer@citrix.com A State of Xen: Virtualization from PDAs to Super Computers New Xen 3.3 Hypervisor Features
SWE3004: Operating Systems. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
SWE3004: Operating Systems Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Introduction Schedule 16:30 17:45 (Monday), 13:30 14:45 (Wednesday) Lecture
Easy Multicore Programming using MAPS
Easy Multicore Programming using MAPS Jeronimo Castrillon, Maximilian Odendahl Multicore Challenge Conference 2012 September 24 th, 2012 Institute for Communication Technologies and Embedded Systems Outline
Hardware and Software solutions for scaling highly threaded processors. Denis Sheahan Distinguished Engineer Sun Microsystems Inc.
Hardware and Software solutions for scaling highly threaded processors Denis Sheahan Distinguished Engineer Sun Microsystems Inc. Agenda Chip Multi-threaded concepts Lessons learned from 6 years of CMT
2018 IT Academy Program. December 2017
2018 IT Academy Program December 2017 2016 VMware Inc. All rights reserved. Agenda Program Improvements for 2018 Why the change? New learning path and course details Timeline Summary of changes What s
Technology Infrastructure Master Plan
Technology Infrastructure Master Plan Office of Information Technology Enterprise Infrastructure by William Lansbury Adrienne Esposito 12/2017 Agenda Building a Network for the Future Technology Project
Arbee L.P. Chen ( 陳良弼 )
Arbee L.P. Chen ( 陳良弼 ) Asia University Taichung, Taiwan EDUCATION Phone: (04)23323456x1011 Email: arbee@asia.edu.tw - Ph.D. in Computer Engineering, Department of Electrical Engineering, University of
High Performance Embedded Applications. Raja Pillai Applications Engineering Specialist
High Performance Embedded Applications Raja Pillai Applications Engineering Specialist Agenda What is High Performance Embedded? NI s History in HPE FlexRIO Overview System architecture Adapter modules
The University of Reduced Instruction Set Computer (MARC)
The University of Reduced Instruction Set Computer (MARC) Abstract We present our design of a VHDL-based, RISC processor instantiated on an FPGA for use in undergraduate electrical engineering courses
Industrial Advisory Board Meeting November 12, 2008
Product Lifecycle Industrial Advisory Board Meeting November 12, 2008 John Sullivan Director Center for Advanced Manufacturing Christoph Hoffmann Co-Director P Center of Excellence Nathan Hartman Co-Director
Will Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Vikas Gautam, Synopsys Verification Futures Conference 2013 Bangalore, India March 2013 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm AVM 1.0/2.0/3.0
Agilent Technologies Infiniium MSO8000 and MSO9000 Series N5397A FPGA Dynamic Probe for Xilinx
Agilent Technologies Infiniium MSO8000 and MSO9000 Series N5397A FPGA Dynamic Probe for Xilinx Data Sheet The challenge You rely on the insight a MSO (mixed-signal oscilloscope) provides to understand
Digital Systems Design. System on a Programmable Chip
Digital Systems Design Introduction to System on a Programmable Chip Dr. D. J. Jackson Lecture 11-1 System on a Programmable Chip Generally involves utilization of a large FPGA Large number of logic elements
Industry Collaboration and Innovation
Industry Collaboration and Innovation OpenCAPI Topics Industry Background Technology Overview Design Enablement OpenCAPI Consortium Industry Landscape Key changes occurring in our industry Historical microprocessor
Computer Architecture
Computer Architecture Mehran Rezaei m.rezaei@eng.ui.ac.ir Welcome Office Hours: TBA Office: Eng-Building, Last Floor, Room 344 Tel: 0313 793 4533 Course Web Site: eng.ui.ac.ir/~m.rezaei/architecture/index.html
DOWNLOAD OR READ : VHDL FOR DIGITAL DESIGN VAHID SOLUTION BING PDF EBOOK EPUB MOBI
DOWNLOAD OR READ : VHDL FOR DIGITAL DESIGN VAHID SOLUTION BING PDF EBOOK EPUB MOBI Page 1 Page 2 vhdl for digital design vahid solution bing vhdl for digital design pdf vhdl for digital design vahid solution
Mohamed Mahmoud Mahmoud Azab. Education: Ongoing research:
Mohamed Mahmoud Mahmoud Azab -Assistant Prof., Informatics Research Institute, The City of Scientific Research & Technology Applications, Alexandria-Egypt. - Researcher, VT-MENA research center of Excellence,
Getting [re]started with the ASF Communication Training Series
![Getting [re]started with the ASF Communication Training Series](/thumbs/78/78251563.jpg "Getting [re]started with the ASF Communication Training Series")
Getting [re]started with the ASF Communication Training Series December 21, 2015 Erin Sheldon, M. Ed with Maureen Nevers, M.S. CCC-SLP Today s Webinar Overview of ASF-CTS project Accessing series resources
To hear the audio, please be sure to dial in: ID#
Introduction to the HPP-Heterogeneous Processing Platform A combination of Multi-core, GPUs, FPGAs and Many-core accelerators To hear the audio, please be sure to dial in: 1-866-440-4486 ID# 4503739 Yassine