Generation of Abstract IP/XACT Platform Descriptions from UML/MARTE for System-Level Performance Estimation
|
|
|
- David Peters
- 5 years ago
- Views:
Transcription
1 Generation of Abstract IP/XAT Platform Descriptions from UML/MARTE for System-Level Performance Estimation Towards a MARTE to IP/XAT Generation Framework of HW Platform Descriptions for a DSE Multilevel Performance Estimation Framework Fernando Herrera Eugenio Villar Slide 1
2 Goal Standard Format (in SW) Graphical, User Friendly Portable (apture Tools) Embedded (MARTE) Extract Hw Platform Automatic Integration in a DSE framework Portable (Generation Environments) Standard Format (in HW) Traceability Potential Scalability Slide 2
3 Goal Abstract Description of HW platform All the component models might not be available (in the IP/XAT library) Then the Generator is able to reference a generic omponent The Framework can generate an Executable Platform anyway Slide 3
4 UML/MARTE related flow in onfigurable UML/MARTE Description Application Mapping HW/SW platform FAM XML IP-XAT System (PIM) Other Performance Estimation SoPE+ lib. + System (onfigurable PSM for DSE) Performance Estimation (PE) Fast Fast PE PE DSE DSE Tool Tool Slide 4
5 UML/MARTE Model Data view Functional view & view Platform view Architectural view Slide
6 UML/MARTE Model: Platform View SW omponents HW omponents Slide 6
7 UML/MARTE Model: Architectural View SW Instances Application SW Instances HW Instances Platform Slide 7
8 SoPE Performance Estimation of MPSo with No Native Source Simulation Main Features Output: FAST: Input: Performance Figures: Time, Power, PU usage, Temperature, Time estimation speed-up = 5 vs Virtualization / 100 vs ISS Power estimation speed-up = NA vs Virtualization / 500 vs ISS Application HW/SW architecture, MPSo with No Output Metrics IP/XAT description of HW Platform Slide 8
9 .xml File <spirit:design > VLNV.xml file <spirit:componentinstances> <spirit:componentinstance > <spirit:instancename > <spirit:componentref > <spirit:vendorextensions > <spirit:interconnections> <spirit:interconnection > <spirit:activeinterface > <spirit:activeinterface > <spirit:component> VLNV <spirit:businterfaces> <spirit:businterface> <spirit:name> <spirit:bustype> <spirit:abstractiontype> <spirit:slave> <spirit:portmaps> <spirit:vendorextensions> <context:instancelass> <context:isinternalomponent> Functional Information: vendorextensions SPRINT (SIPIV) context labels isprocessoromponent isbusomponent isinternalomponent Slide 9
10 Generation Fundamentals Architectural View (<<ArchitecturalView>> Package) System omponent (<<System>> omponent) Platform View SW omponent Model (onnector) (Port) omponent Instance (Part) (<<HRM: >> omponent) Name (name) Type (type) Attribute (Instance Value) Hw omponent (<<HRM: >> omponent) Name (name) Property (Instance Default Value).xml File <spirit:design > VLNV <spirit:componentinstances> <spirit:componentinstance > <spirit:instancename > <spirit:componentref > <spirit:vendorextensions > <spirit:interconnections> <spirit:interconnection > <spirit:activeinterface > <spirit:activeinterface > <spirit:component> VLNV <spirit:businterfaces> <spirit:businterface> <spirit:name> <spirit:bustype> <spirit:abstractiontype> <spirit:slave> <spirit:portmaps> Slide 10
11 Implementation Development Language: MTL / M2T Development Framework: Eclipse Helios AcceleoMTL Integrated with Papyrus MDT (UML/MARTE Specification) Features: XML omments for tracking Generation hecks of error conditions: Dump to console Integration as standalone plug-in and within plugin Slide 11
12 onclusions Tool for Automatic Generation from () UML/MARTE models of generic and synthetic IP/XAT descriptions for fast DSE Features Integrated in () Eclipse DSE Environment Portable to different generation environments (supporting MTL) oncise and traceable IP/XAT descriptions Slide 12
13 Future Work omplete IP/XAT generation UML/MARTE Description Application platform Mapping HW platform FAM XML Synthetic IP-XAT System (PIM) SoPE+ System (onfigurable PSM for DSE) Fast PE System (PSM) Lower Level PE Implementation Integration on the multi-level DSE framework Slide 13
14 Thanks For your attention More Information: Authors: {fherrera, U/GIM: omplex: Slide 14
Towards SystemC Code Generation from UML/MARTE Concurrent System-Level Models
Towards System ode Generation from UML/MARTE oncurrent System-Level Models Pablo Peñil Fernando Herrera Eugenio Villar M-BED 11 18/03/2011 Slide 1 Outline Motivation ode Generation Preserving Temporal
A MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models
A MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models Int. Conf. on HW/SW codesign and HW synthesis (CODES-ISSS 2012) Embedded
A Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems
A Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems Reusability Optimization Architectural Mapping Schedulablity Analysis SW Synthesis Simulation
MARTE extensions and modeling Mixed-Criticalities
MARTE extensions and modeling Mixed-Criticalities A synthesis of modeling needs of the Contrex Project and the solutions proposed using minor extensions to MARTE Julio Medina, Fernando Herrera, Eugenio
Choosing IP-XACT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms
hoosing IP-XAT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms Emmanuel Vaumorin (Magillem Design Services) Motivation New needs
Modeling and SW Synthesis for
Modeling and SW Synthesis for Heterogeneous Embedded Systems in UML/MARTE Hector Posadas, Pablo Peñil, Alejandro Nicolás, Eugenio Villar University of Cantabria Spain Motivation Design productivity it
Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties
EMC2 Project Conference Paris, France Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties Funded by the EC under Grant Agreement 611146 Kim Grüttner
Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties
FP7-ICT-2013-10 (611146) CONTREX Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties Project Duration 2013-10-01 2016-09-30 Type IP WP no. Deliverable
Workshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
MAENAD Modeling Workbench
Grant Agreement 260057 Model-based Analysis & Engineering of Novel Architectures for Dependable Electric Vehicles Report type Report name Deliverable D5.1.1 MAENAD Modeling Workbench Dissemination level
MAEANAD Modeling Workbench
Grant Agreement 224442 Model-based Analysis & Engineering of Novel Architectures for Dependable Electric Vehicles Report type Report name Deliverable D5.1.1 MAEANAD Modeling Workbench Dissemination level
MoCC - Models of Computation and Communication SystemC as an Heterogeneous System Specification Language
SystemC as an Heterogeneous System Specification Language Eugenio Villar Fernando Herrera University of Cantabria Challenges Massive concurrency Complexity PCB MPSoC with NoC Nanoelectronics Challenges
Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems
Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems Manel Ammar, Mouna Baklouti, Maxime Pelcat, Karol Desnos, Mohamed Abid To cite this version:
AADS+: AADL Simulation including the Behavioral Annex
AADS+: AADL Simulation including the Behavioral Annex Fifth IEEE International workshop UML and AADL 24th March 2010, Oxford, UK Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University
Execution of UML models Present and Future of Research and Practice
Execution of UML models Present and Future of Research and Practice Federico Ciccozzi, Ivano Malavolta, Bran Selic Mälardalen University, Vrije University, Malina Software Corp. Ericsson Modeling Days
Automatic deployment of component-based embedded systems from UML/MARTE models using MCAPI
Automatic deployment of component-based embedded systems from UML/MARTE models using MCAPI Alejandro Nicolas, Hector Posadas, Pablo Peñil, Eugenio Villar University of Cantabria Santander, Spain {nicolasa,
Toolchain for Network Synthesis. Alex Malfatti, Davide Quaglia
Toolchain for Network Synthesis Alex Malfatti, Davide Quaglia A.A. 2014/2015 Outline Introduction Network Synthesis CASSE Methodology High-level description Intermediate description Simulation model Toolchain
On Open Source Tools for Behavioral Modeling and Analysis with fuml and Alf
Open Source Software for Model Driven Engineering 2014 On Open Source Tools for Behavioral Modeling and Analysis with fuml and Alf Zoltán Micskei, Raimund-Andreas Konnerth, Benedek Horváth, Oszkár Semeráth,
Eclipse Automotive Working Group
Global Embedded Electronics & Networked SYstem Solutions Eclipse Automotive Working Group Activities and Requirements @ Geensys About Geensys - Global Embedded Electronics & Networked SYstem Solutions
CHESS Toolset User Guide
Composition with Guarantees for High -integrity Embedded Software Components Assembly CHESS Toolset User Guide Table of Contents Table of Contents... 2 Introduction... 3 Tool Status... 3 Version 3.0...
EAXML Demonstration Platform on Artop/Sphinx.
Grant Agreement 260057 Model-based Analysis & Engineering of Novel Architectures for Dependable Electric Vehicles Report type Report name Deliverable D5.3.1 EAXML Demonstration Platform on Artop/Sphinx.
Concept Presentation. MAENAD Analysis Workbench
Concept Presentation MAENAD Analysis Workbench Outline, tooling with EAST-ADL MAENAD Modeling Workbench EAST-ADL profile, implemented in Eclipse/Papyrus UML MAENAD Analysis Workbench Eclipse plugins for
Chapter 10. PeaCE design flow overview
Chapter 10. PeaCE design flow overview Author: Soonhoi Ha, Dohyung Kim, and Youngmin Yie This chapter shows the overview of the overall HW/SW codesign flow in PeaCE environment. The following chapters
SCope: Efficient HdS simulation for MpSoC with NoC
SCope: Efficient HdS simulation for MpSoC with NoC Eugenio Villar Héctor Posadas University of Cantabria Marcos Martínez DS2 Motivation The microprocessor will be the NAND gate of the integrated systems
Creating a Java Internet of Things Gateway. David Woodard, Eurotech
Creating a Java Internet of Things Gateway David Woodard, Eurotech Sometimes IoT Solutions look simple A single application to communicate with Business Application No connectivity options required Internet
DAVE TM & DAVE TM SDK
Product Name DAVE TM & DAVE TM SDK Release Version V4.2.2 Type Of Release* Productive Name of the Supplier Infineon Technologies AG Mode of Release Infineon Server(http://dave.infineon.com/) Date of Release
Chapter 2 M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration
Chapter 2 M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration Hector Posadas, Sara Real, and Eugenio Villar Abstract Design Space Exploration for complex,
Acceleo Galileo Simultaneous Release
Acceleo 0.8.0 Galileo Simultaneous Release Jonathan Musset Release Review : June 10, 2009 C om m unic a tion C ha nnel :e c lip s e.m o d e lin g.m 2 t n e w s g ro u p P roc es s D oc um enta tion : h
USC. University of Southern California S E. Center for Software Engineering. October 17, 2007
US University of Southern alifornia enter for Software Engineering onstructive Incremental OOMO A Winsor Brown AWBrown@SE.usc.edu October 17, 2007 2005 07 AWBrown BES/MSEE & US enter for Software Engineering
Tooling with EAST-ADL : Overview Q3 Tooling with EAST-ADL
Tooling with EAST-ADL : Overview 2011 Q3 Tooling with EAST-ADL 1 Outline, tooling with EAST-ADL l Modeling workbench UML-modeling with Papyrus and EAST-ADL profile l Analysis workbench A set of extra plugins
Papyrus: Advent of an Open Source IME at Eclipse (Redux)
Papyrus: Advent of an Open Source IME at Eclipse (Redux) Kenn Hussey Eclipse Modeling Day, Toronto November 18, 2009 A Perfect Storm for Tools Core technologies like MOF and UML are evolving Microsoft
PowerExecutive. Tom Brey IBM Agenda. Why PowerExecutive. Fundamentals of PowerExecutive. - The Data Center Power/Cooling Crisis.
PowerExecutive IBM Agenda Why PowerExecutive - The Data Center Power/Cooling Crisis Fundamentals of PowerExecutive 1 The Data Center Power/Cooling Crisis Customers want more IT processing cycles to run
EATOP: An EAST-ADL Tool Platform for Eclipse
Grant Agreement 260057 Model-based Analysis & Engineering of Novel Architectures for Dependable Electric Vehicles Report type Report name Deliverable D5.3.1 EATOP: An EAST-ADL Tool Platform for Eclipse
Manual Testing. Software Development Life Cycle. Verification. Mobile Testing
10 Weeks (Weekday Batches) or 12 Weekends (Weekend batches) To become a Professional Software Tester To enable the students to become Employable Manual Testing Fundamental of Testing What is software testing?
ATESST2 D4.2.1 Grant Agreement
Grant Agreement 224442 Advancing Traffic Efficiency and Safety through Software Technology phase 2 (ATESST2) Report type Report name Deliverable D4.2.1 Dissemination level PU (Public) Status Final Version
GMF Tooling 3.0 Vision, Architecture, Roadmap
GMF Tooling 3.0 Vision, Architecture, Roadmap 2012.03.25, OMG/Eclipse Symposium, Reston VA Michael Golubev, GMF Tooling lead Montages AG www.montages.com GMF Tooling - Overview Vision: Support creation
Hardware/Software Partitioning of Digital Systems
Hardware/Software Partitioning of Digital Systems F. Dufour Advisor: M. Radetzki Department of Technical Computer Science University of Stuttgart Seminar Embedded Systems Outline 1 Partitioning and digital
MODELING AND SIMULATION OF SECURE WIRELESS SENSOR NETWORK
MODELING AND SIMULATION OF SECURE WIRELESS SENSOR NETWORK A. Díaz, P. Peñil & P. Sanchez J. Sancho, J. Rico University of Cantabria TST Sistemas {adiaz, pablop, sanchez} @teisa.unican.es {jsancho, jrico}
Deliverable D5.1.1 MAENAD Modeling Workbench
Grant Agreement 224442 Model-based Analysis & Engineering of Novel Architectures for Dependable Electric Vehicles Report type Report name Deliverable D5.1.1 MAENAD Modeling Workbench Dissemination level
2/27
1/27 2/27 3/27 4/27 5/27 6/27 Content diversity Open Platform 1. Platform Conversion 3D Smart TV 2. Content Service Broadband TV 3. UX & Input Device Digital TV 4. Ecosystem Analog TV Interactivity 7/27
AADL Simulation and Performance Analysis in SystemC
Fourth IEEE International workshop UML and AADL 2nd June 2009 Potsdam, Germany Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University of Cantabria, Santander, Spain. This work
Eclipse/Websphere. Page 1 Copyright 2004 GPL License. All rights reserved.
1. Installing plugin with Eclipse's update manager If you are using Eclipse 3.0 or higher you can use the update manager to automatically download and install the QJ-Pro plugin. Start Eclipse, go to the
TAUS DQF 3.0. Integrations with SDL Product Portfolio
TAUS DQF 3.0 Integrations with SDL Product Portfolio TAUS DQF and SDL Today s presentation will give an overview of the state of play in terms of TAUS DQF integration with SDL products Translation management/work
RE for Embedded Systems - Part 1
REQUIREMENTS ENGINEERING LECTURE 2017/2018 Dr. Jörg Dörr RE for Embedded Systems - Part 1 Fraunhofer IESE Lecture Outline Embedded systems and their characteristics Requirements specifications (for embedded
USB-C and DP Alt Mode Testing with Unigraf UCD
USB-C and DP Alt Mode Testing with Unigraf UCD-340 2017-07-13 Data, Power and Display in One Interface USB Type-C USB Type-C High Speed Data Power Management Display Connection Superior Features in USB-C
ANNA UNIVERSITY :: CHENNAI - 25 TIME TABLE M.C.A. (DISTANCE EDUCATION) DEGREE EXAMINATIONS AUGUST - SEPTEMBER
MCA 31-AUG-16 30-AUG-16 1 2 3 4 111001 : Programming Languages 111002 : Management Accounting 111003 : Data Structures and C 111004 : Computer Architecture and Organization 111005 : Operating Systems 112010
System Monitoring Library Windows Driver Software for Industrial Controllers
IFPMGR.WIN System Monitoring Library Windows Driver Software for Industrial ontrollers Help for Windows www.interface.co.jp ontents hapter 1 Introduction...4 1.1 Overview... 4 1.2 Features... 4 hapter
The InfoLibrarian Metadata Appliance Automated Cataloging System for your IT infrastructure.
Metadata Integration Appliance Times have changed and here is modern solution that delivers instant return on your investment. The InfoLibrarian Metadata Appliance Automated Cataloging System for your
PL Nickel-Plated Brass Spigot Fitting Range
P Nickel-Plated Brass Spigot itting Range P nickel-plated Brass Spigot ittings Stud ittings BP 3BP 4BP BSPP 8BP Metric BP 3BP 4BP BSPP 8BP Metric RBP R3BP SBP S3BP Banjo itting Tube-to-Tube ittings omplementary
3.1. User Guide. Processor Expert and Device Initialization. PROCESSOR EXPERT FOR FREESCALE ColdFire FAMILY. Freescale Semiconductor, Inc.
Document Version 3.1 PROCESSOR EXPERT FOR FREESCALE ColdFire FAMILY Freescale Semiconductor, Inc. Processor Expert and Device Initialization User Guide PROCESSOR EXPERT AND DEVICE INITIALIZATION FOR FREESCALE
MAENAD Analysis Workbench
Grant Agreement 260057 Model-based Analysis & Engineering of Novel Architectures for Dependable Electric Vehicles Report type Report name Deliverable D5.2.1 MAENAD Analysis Workbench Dissemination level
3.1. User Guide. Processor Expert and Device Initialization PROCESSOR EXPERT FOR FREESCALE HCS12 & HCS12X FAMILY. Freescale Semiconductor, Inc.
Document Version 3.1 PROCESSOR EXPERT FOR FREESCALE HCS12 & HCS12X FAMILY Freescale Semiconductor, Inc. Processor Expert and Device Initialization User Guide PROCESSOR EXPERT AND DEVICE INITIALIZATION
Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties
FP7-ICT-2013-10 (611146) CONTREX Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties Project Duration 2013-10-01 2016-09-30 Type IP WP no. Deliverable
The Eclipse Rich Client Platform
The Eclipse Rich Client Platform Slides by various members of the Eclipse JDT and Platform teams Slides 2004 IBM Corporation Outline Rich Client Application? The Eclipse Plug-in Architecture Eclipse Plug-ins
Ilmenau Technical University Faculty of Computer Science and Automation Department of System and Control Theory
Ilmenau Technical University Faculty of Computer Science and Automation Department of System and Control Theory Software Performance Estimation for a Mission Level Design Flow Date: 28.09.2004 Author:
Making EMF Intelligent with AI
Interpreting the world on a different plane Making EMF Intelligent with AI Robert Bosch Engineering and Business Solutions 14/06/2018 Niranjan Babu.H.S Robert Bosch Engineering and Business Solutions-EMT
Features Induced by the Adoption of New Standards
ISIS-SOL SOL mock-up : Key Features Induced by the Adoption of New Standards ierre Bornuat (S ommunications & Systems) March 1st, 2011 Authors : ierre Bornuat, ierre-alban ros, hristophe hi h ipo, S ommunications
Comparing graphical DSL editors
Comparing graphical DSL editors AToM 3 vs GMF & MetaEdit+ Nick Baetens Outline Introduction MetaEdit+ Specifications Workflow GMF Specifications Workflow Comparison 2 Introduction Commercial Written in
Liferay IDE Installation and Development on Windows
Liferay IDE Installation and Development on Windows Prepared by M&S Consulting Last Modified: December 26, 2010 Contents Background... 1 Eclipse, the Prerequisite... 2 Installing Liferay IDE... 3 Liferay
How To - MiCasaVerde Vera
How To - MiCasaVerde Vera Written By: Feitan 2017 www.botsbits.org Page 1 of 20 INTRODUCTION What is the protocol? Micasaverde's Vera is a z-wave home automation box. What is great about it? It is a standalone
Product introduction T7 UHD Stream Player
Product introduction T7 UHD Stream Player DigitalZone Co., Ltd. HVP-7004N : Product Introduction 3 Product View 7 th Generator : HVP-7004N Video / Audio HDMI x 4ea Front View ETC LAN x 1ea USB x 3ea (1ea
MPSOC Design examples
MPSOC 2007 Eshel Haritan, VP Engineering, Inc. 1 MPSOC Design examples Freescale: ARM1136 + StarCore140e Broadcom: ARM11 + ARM9 + TeakLite + accelerators Qualcomm 4 processors + video, gps, wireless, audio
Cloud & container monitoring , Lars Michelsen Check_MK Conference #4
Cloud & container monitoring 04.05.2018, Lars Michelsen Some cloud definitions Applications Data Runtime Middleware O/S Virtualization Servers Storage Networking Software-as-a-Service (SaaS) Applications
PILOT TONE DETECTION MODULE IMPEDANCE DETECTION MODULE
INSTALLATION MANUAL VX-2000 series PILOT TONE DETETION MODULE IMPEDANE DETETION MODULE VX-200SP-2 VX-200SZ-2 Thank you for purchasing TOA s VX-2000 series plug-in modules. Please carefully follow the instructions
A Model Driven Approach based on Interaction Flow Modeling Language to Generate Rich Internet Applications
International Journal of Electrical and Computer Engineering (IJECE) Vol. 6, No. 6, December 2016, pp. 3073~3079 ISSN: 2088-8708, DOI: 10.11591/ijece.v6i6.10541 3073 A Model Driven Approach based on Interaction
Semantics-Based Integration of Embedded Systems Models
Semantics-Based Integration of Embedded Systems Models Project András Balogh, OptixWare Research & Development Ltd. n 100021 Outline Embedded systems overview Overview of the GENESYS-INDEXYS approach Current
ECE 8823: GPU Architectures. Objectives
ECE 8823: GPU Architectures Introduction 1 Objectives Distinguishing features of GPUs vs. CPUs Major drivers in the evolution of general purpose GPUs (GPGPUs) 2 1 Chapter 1 Chapter 2: 2.2, 2.3 Reading
VLIW DSP Processor Design for Mobile Communication Applications. Contents crafted by Dr. Christian Panis Catena Radio Design
VLIW DSP Processor Design for Mobile Communication Applications Contents crafted by Dr. Christian Panis Catena Radio Design Agenda Trends in mobile communication Architectural core features with significant
USER MANUAL for M3P SCoPE Plug-in: XML Management for DSE. Version 1.0.5
July, 2010 USER MANUAL for M3P SCoPE Plug-in: XML Management for DSE Version 1.0.5 Copyright Notice Copyright (c) 2008-2010 by the University of Cantabria. All Rights reserved. This software and documentation
System-Level Performance Analysis in SystemC¹
System-Level Performance Analysis in SystemC¹ H. Posadas *, F. Herrera *, P. Sánchez *, E. Villar * & F. Blasco ** * TEISA Dept., E.T.S.I. Industriales y Telecom. University of Cantabria Avda. Los Castros
An Approach for Execution of MARTE-based Application Models
An Approach for Execution of MARTE-based Application Models Workshop on Distributed Object Computing for Real-time and Embedded Systems Washington, DC, USA July 16th, 2008 C. Mraidha, A. Cuccuru and S.
Web and Automotive W3C Workshop. Renault - DREAM Nov 2012 RENAULT PROPERTY
Web and Automotive W3C Workshop SUMMARY 01 Car 02 Technical 03 Web displays are special Challenges technologies and standards can help 2 01 Car displays are special 3 Cars are specifics A TV set is an
Time-Awareness in the Internet of Things. ITSF 2014 Marc Weiss, NIST Consultant
Time-Awareness in the Internet of Things ITSF 2014 Marc Weiss, NIST Consultant mweiss@nist.gov ++1-303-497-3261 Cisco White Paper GE White Paper Energy Saving (I2E) Defense Predictive maintenance Enable
ADT: Eclipse development tools for ATL
ADT: Eclipse development tools for ATL Freddy Allilaire (freddy.allilaire@laposte.net) Tarik Idrissi (tarik.idrissi@laposte.net) Université de Nantes Faculté de Sciences et Techniques LINA (Laboratoire
UML-SoC th International UML for SoC Design Workshop. UML in Application. Anaheim Convention Center Anaheim, CA, USA June 8, 2008
UML-SoC 2008 5th International UML for SoC Design Workshop UML in Application Anaheim Convention Center Anaheim, CA, USA June 8, 2008 edited by: Wolfgang Mueller, Paderborn University, Germany John Wolfe,
Institutionen för datavetenskap Department of Computer and Information Science
Institutionen för datavetenskap Department of Computer and Information Science Final thesis Design and Implementation of the ModelicaML Code Generator Using Acceleo 3.X by Ibrahim Bumin Kara LIU-IDA/LITH-EX-A--15/012
XD Framework (XDF) Overview. For More Information Contact BlueSpace at Tel: (512) Web:
XD Framework (XDF) Overview For More Information Contact BlueSpace at Tel: (512) 366-3940 Email: info@bluespace.com Web: www.bluespace.com Contents 1 INTRODUCTION... 3 2 CASE STUDY... 4 2.1 PROBLEM STATEMENT...
Using MDA to Automate the Integration of Virtual Platforms for System-Level Simulation
Using MDA to Automate the Integration of Virtual Platforms for System-Level Simulation David Perillo Elettronica SpA, Roma Email: david.perillo@elt.it Marco Di Natale Scuola Superiore S. Anna, Pisa Email:
COMPLEX EMBEDDED SYSTEMS
COMPLEX EMBEDDED SYSTEMS Embedded System Design and Architectures Summer Semester 2012 System and Software Engineering Prof. Dr.-Ing. Armin Zimmermann Contents System Design Phases Architecture of Embedded
Chair of Software. Engineering. Overview. School of Business Informatics and Mathematics. 1. Find out why software engineering is important
1 Overview 1. Find out why software engineering is important Chair of Software see some software engineering failures Engineering 2. Get acquainted with the Chair of Software Engineering the research the
Experiences in Managing Resources on a Large Origin3000 cluster
Experiences in Managing Resources on a Large Origin3000 cluster UG Summit 2002, Manchester, May 20 2002, Mark van de Sanden & Huub Stoffers http://www.sara.nl A oarse Outline of this Presentation Overview
Cisco Ios Command Pocket Guide READ ONLINE
Cisco Ios Command Pocket Guide READ ONLINE Tutorial: Upgrade a Cisco 2960 IOS with a Console - Instructions to Upgrade a Cisco 2960 IOS With Touch the Enter key and the Cisco command Catalyst 2960 Switch
UML-BASED SINGLE-SOURCE APPROACH FOR EVALUATION AND OPTIMIZATION OF MIXED-CRITICAL EMBEDDED SYSTEMS
UML-BASED SINGLE-SOURCE APPROACH FOR EVALUATION AND OPTIMIZATION OF MIXED-CRITICAL EMBEDDED SYSTEMS P. Peñil, H. Posadas, J. Medina, E. Villar University of Cantabria ETSIIT, Santander, Spain {pablop,
Quick Start Guide (V1.0 May2015) Dynamic NFC tag expansion board based on M24SR for STM32 NUCLEO (X-NUCLEO-NFC01A1)
Quick Start Guide (V1.0 May2015) Dynamic NFC tag expansion board based on M24SR for STM32 NUCLEO (X-NUCLEO-NFC01A1) Overview 2 1 Introduction to the STM32 Open Development Environment 2 STM32 Nucleo Dynamic
Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models
Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models Aravinda Thimmapuram Somarka Chakravarti Tamal Saha Rathina Thalaiappan Accellera Systems Initiative 1 Agenda Introduction Problem
First Steps User s Guide
First Steps User s Guide TTplugin-TTmex This user s guide helps you to download and install TTworkbench, and guides you through configuring and running the built-in example in TTmex plugin. 1. Requirements
IP Log for modeling.mdt.modisco
IP Log for modeling.mdt.modisco Helios Release June 2010 Licenses Eclipse Public License v1.0 Third-Party Code CQ Third-Party Code License Use 3636 3637 3702 3994 3997 Apache Commons JXPath Version: 1.2
SPACE: SystemC Partitioning of Architectures for Co-design of real-time Embedded systems
September 29, 2004 SPACE: Partitioning of Architectures for Co-design of real-time Embedded systems Jérome Chevalier 1, Maxime De Nanclas 1, Guy Bois 1 and Mostapha Aboulhamid 2 1. École Polytechnique
Embedded M2M Software Testing
Embedded M2M Software Testing Slide 1 Neratec Overview WLAN Products Industrial Wireless LAN Stations WLAN Outdoor Access Points WLAN Module high performance, long distance M2M/IoT and Wireless Sensor
System for Large Computing Clusters
(Towards) A Scalable Monitoring System for Large Computing Clusters Moreno Marzolla Email marzolla@dsi.unive.it Web: http://www.dsi.unive.it/~marzolla Dip. Informatica, Università di Venezia Talk Outline
Object Constraint Language (MDT OCL) 1.3 Galileo Simultaneous Release Review
Object Constraint Language (MDT OCL) 1.3 Galileo Simultaneous Release Review June 10, 2009 Agenda Talking Points Features Non-Code Aspects APIs Architectural Issues End-of-life Bugzilla Standards UI Usability
Efficient use of Virtual Prototypes in HW/SW Development and Verification
Efficient use of Virtual Prototypes in HW/SW Development and Verification Rocco Jonack, MINRES Technologies GmbH Eyck Jentzsch, MINRES Technologies GmbH Accellera Systems Initiative 1 Virtual prototype
Component-based Engineering for Embedded Systems USA EU workshop
July 7, 2005 Component-based Engineering for Embedded Systems USA EU workshop Philippe Kajfasz philippe.kajfasz@fr.thalesgroup.com July 7, 2005 Software part in RT/E Systems is increasing RT/E Systems
Version (Apr 28, 2016)
Quick Start Guide Sub-1 GHz RF expansion board based on SPSGRF modules for STM32 Nucleo X-NUCLEO-IDS01A4 (based on SPSGRF-868) X-NUCLEO-IDS01A5 (based on SPSGRF-915) Version 1.1.0 (Apr 28, 2016) Quick
Eclipse workspace for JSimMAST
Eclipse workspace for JSimMAST César Cuevas Cuesta cuevasce@unican.es José M. Drake Moyano drakej@unican.es Patricia López Martínez lopezpa@unican.es CTR -Computers and Real-Time Group Electronics and
ECSEL Research and Innovation actions (RIA) AMASS
ECSEL Research and Innovation actions (RIA) AMASS Architecture-driven, Multi-concern and Seamless Assurance and Certification of Cyber-Physical Systems Prototype for Architecture-Driven Assurance (a) D3.4
Model-Driven Analysis of Security, Reliability, Test, Privacy, Safety and Trust of IoE Services. Eugenio Villar University of Cantabria
Model-Driven Analysis of Security, Reliability, Test, Privacy, Safety and Trust of IoE Services Eugenio Villar University of Cantabria Agenda Introduction Single-Source Embedded Systems Design Model-driven
Move Performance Testing to the Next Level with HP Performance Center September 11, Copyright 2013 Vivit Worldwide
Move Performance Testing to the Next Level with HP Performance Center September 11, 2013 Copyright 2013 Vivit Worldwide Brought to you by Copyright 2013 Vivit Worldwide Hosted by Megan Shelton Vivit Performance
JBOSS TOOLS INSTALLATION IN ECLIPSE February 2013 Level: By : Feri Djuandi Beginner Intermediate Expert Platform : Eclipse Juno, JBoss AS
JBOSS TOOLS INSTALLATION IN ECLIPSE February 2013 Level: By : Feri Djuandi Beginner Intermediate Expert Platform : Eclipse Juno, JBoss AS 7.1.1. JBoss Tools are plugins developed for Eclipse (the Java
EXCELLENT ACADEMY OF ENGINEERING. Telephone: /
Common file extensions that are good to know, organized by file format. Text Files.doc.log.msg.rtf.txt.wpd.wps Microsoft Word Document Log File Mail Message Rich Text Format Text File WordPerfect Document