Towards SystemC Code Generation from UML/MARTE Concurrent System-Level Models
|
|
- Easter Morris
- 5 years ago
- Views:
Transcription
1 Towards System ode Generation from UML/MARTE oncurrent System-Level Models Pablo Peñil Fernando Herrera Eugenio Villar M-BED 11 18/03/2011 Slide 1
2 Outline Motivation ode Generation Preserving Temporal Semantics Implementation and Example onclusions Future Work Slide 2
3 Motivation System-Level Specification Functionality oncurrency Exploit Real Parallelism of today platforms (e.g., MPSos) Early Validation and Analysis oncurrency is a Problem! Formal Support (Mo support) Separation of ommunication and omputation Mo support: untimed (KPN, SP, SDF, ) Freedom from hoice Slide 3
4 Motivation MDA System-Level Specification of Embedded Systems PIM (MARTE:GRM) Untimed Mo semantics Partial Orders (P.O.) ForSyDe Generation Formal Support (Mos) Automatic Portable Preserving Temporal Semantics ESL HetS Executable Validation Slide 4
5 ode Generation Preserving Untimed Semantics (P.O.) UML/MARTE PIM Generic Resource & Structure E Behaviour Structure Mapping System Preserve oncurrency& ommunication Structure Preserve ontrol Flow of oncurrent Element & Structure E Behaviour Structure Slide 5
6 Preserving oncurrency&ommunication Structure UML/MARTE PIM & Structure «oncurrency Resource» «omponent» «ommunicationmedia» «oncurrency Resource» System (HetS) & Structure S_ THREAD sc_module S_channel S_ THREAD Slide 6
7 Preserving ommunication Semantics Untimed Mos ommunication Semantics: e.g., Kahn Process Networks (KPN) «ommunicationmedia» Blocking infinite fifo Blocking finite fifo Buffering capacity storageresource resmult attribute: Defined finite fifo Undefined infinite fifo sc_channel uc_fifo (sc_fifo) uc_inf_fifo Slide 7
8 Preserving Structure of the oncurrent Element Behaviour UML/MARTE PIM cm1 E Beh. Structure & Structure cm1 cm3 cm2 f2 cm2 f1 cm3 f3 f4 Preserve ontrol Flow: path structures Ordering of Functional omputation (Fs) & ommunication Media (M) Accesses... while(true) { a=f1( cm1.read() ); if(a>=0) { f2(); cn2.write(a); } System Process else { cm3.read(b); f3(b); f4(); } } // end while Generate References to M method accesses Slide 8
9 Detail of Mapping of the Elements of the Behaviour of oncurrent Elements UML/MARTE {condition 1} {condition n} commedianame.write function {ondition 2} {condition n-1} commedianame.read {condition1} channel access channel.read(); channel.write(); pure functionality library c/c++ function( ); System infinite loops while(true){..} finite loops do {.. } while(condition) conditional if (condition) else Slide 9
10 ode Generator First prototype of code generator Implementation Language: MTL/M2T Development Framework: Eclipse Helios Generation: Acceleo MTL UML/MARTE capture: Papyrus MDT Slide 10
11 Application example: Video Decoder if (code>=16384 &&!intra_vlc_format) { tab = &DTtabnext[(code>>12)-4]; } else if (code>=1024) { if (intra_vlc_format) tab = &DTtab0a[(code>>8)-4]; } Slide 11
12 Application example: Video Decoder for(;;){ fu_mbg_in->read(coded_block_pattern); fu_mbg_in->read(macroblock_type); for(i = 0; i < 6 ; i++){ for(j = 0; j < 64; j++){ QFS[i][j] = 0; to_dr_out->write(flag2); if(flag2 == 1) flag2=0; to_dr_out->write(intra_dc_precision); for(comp = 0; comp < 6; comp++){ Slide 12
13 Application example: Video Decoder (in ARTISAN) «omponent» framedec «ommunicationmedia» «oncurrencyresource» {direction = out} MGBonfData framedec {direction = in} «ommunicationendpoint» if2mtof «ommunicationendpoint» if1ftom «ommunicationmedia» FeedbackInfo «ommunicationendpoint» if2ftom {direction = in} {direction = out} «ommunicationendpoint» if1mtof «omponent» MGB «omponent» AVD «oncurrencyresource» MGB {direction = out} {direction = out} «ommunicationendpoint» if1mtod «ommunicationendpoint» if1mtoi «ommunicationmedia» BlockData {direction = in} «ommunicationendpoint» if2mtod «ommunicationendpoint» if2mtoi «ommunicationmedia» ISonfData {direction = in} «omponent» DR «oncurrencyresource» DR «omponent» IS «oncurrencyresource» IS MG B «body_scthread» D om ponent decoding {Lum a_block } MGBonfData.receive 6 In it _ Q F S 2 BlockData.send intra_ m b_ and_ bloc k _ in_m b {hrom a_block } {es c ape} MGBonfData.receive S elected _Huffm an _tab MGBonfData.receive 2 FeddbackInfo.send MGBonfData.receive «body_scthread» A com ponent Decoding {no_esc ape} if (code>=16384 &&!intra_vlc_format) tab = &DTtabnext[(code>>12)- 4]; else if (code>=1024) { if (intra_vlc_format) tab = &DTtab0a[(code>>8)-4]; } Dec ode_lum a_ bloc k Dec ode_ hrom a_bloc k alculate_a _coeff_esc alc ulate _A _ coeff_no_ es c BlockData.send BlockData.send ISconfData.send IsconfData.send {m ore_a_coeff_in_block } {m ore_blocks _ in_ MB } Slide 13
14 Application example: Video Decoder «omponent» framedec «ommunicationmedia» «oncurrencyresource» {direction = out} MGBonfData framedec {direction = in} «ommunicationendpoint» if2mtof «ommunicationendpoint» if1ftom «ommunicationmedia» FeedbackInfo «ommunicationendpoint» if2ftom {direction = in} {direction = out} «ommunicationendpoint» if1mtof «omponent» MGB «omponent» AVD «oncurrencyresource» MGB {direction = out} {direction = out} «ommunicationendpoint» if1mtod «ommunicationendpoint» if1mtoi «ommunicationmedia» BlockData {direction = in} «ommunicationendpoint» if2mtod «ommunicationendpoint» if2mtoi «ommunicationmedia» ISonfData {direction = in} «omponent» DR «oncurrencyresource» DR «omponent» IS «oncurrencyresource» IS for(;;){ fu_mbg_in->read(coded_block_pattern); fu_mbg_in->read(macroblock_type); for(i = 0; i < 6 ; i++){ for(j = 0; j < 64; j++){ QFS[i][j] = 0; to_dr_out->write(flag2); if(flag2 == 1) flag2=0; to_dr_out->write(intra_dc_precision); for(comp = 0; comp < 6; comp++){ Slide 14
15 Application example: Video Decoder if (code>=16384 &&!intra_vlc_format) tab = &DTtabnext[(code>>12)-4]; else if (code>=1024) { if (intra_vlc_format) tab = &DTtab0a[(code>>8)-4]; } MARTEPIM2S AVD.cpp MGB.h MGB.cpp Slide 15
16 onclusions UML/MARTE+System sinergistic System-Level modelling framework requires code generation supporting preservation of temporal semantics ode generation methodology preserving: & structure (different communication semantics) Behavior structure of concurrent element 1st prototype: Standard based chain UML/MARTE MTL System Slide 16
17 Future Work Support generation for further untimed Modelling Approaches SP, SDF Extension to Synchronous models Slide 17
18 Thanks Thanks For Your Attention Funding Further Information: Authors: {pablop, fherrera, Slide 18
Generation of Abstract IP/XACT Platform Descriptions from UML/MARTE for System-Level Performance Estimation
Generation of Abstract IP/XAT Platform Descriptions from UML/MARTE for System-Level Performance Estimation Towards a MARTE to IP/XAT Generation Framework of HW Platform Descriptions for a DSE Multilevel
More informationMoCC - Models of Computation and Communication SystemC as an Heterogeneous System Specification Language
SystemC as an Heterogeneous System Specification Language Eugenio Villar Fernando Herrera University of Cantabria Challenges Massive concurrency Complexity PCB MPSoC with NoC Nanoelectronics Challenges
More informationModeling and SW Synthesis for
Modeling and SW Synthesis for Heterogeneous Embedded Systems in UML/MARTE Hector Posadas, Pablo Peñil, Alejandro Nicolás, Eugenio Villar University of Cantabria Spain Motivation Design productivity it
More informationMARTE extensions and modeling Mixed-Criticalities
MARTE extensions and modeling Mixed-Criticalities A synthesis of modeling needs of the Contrex Project and the solutions proposed using minor extensions to MARTE Julio Medina, Fernando Herrera, Eugenio
More informationA Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems
A Model-based, Single-Source approach to Design-Space Exploration and Synthesis of Mixed-Criticality Systems Reusability Optimization Architectural Mapping Schedulablity Analysis SW Synthesis Simulation
More informationWorkshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
More informationA MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models
A MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models Int. Conf. on HW/SW codesign and HW synthesis (CODES-ISSS 2012) Embedded
More informationSDL. Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 年 10 月 18 日. technische universität dortmund
12 SDL Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 2017 年 10 月 18 日 Springer, 2010 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models
More informationAutomatic deployment of component-based embedded systems from UML/MARTE models using MCAPI
Automatic deployment of component-based embedded systems from UML/MARTE models using MCAPI Alejandro Nicolas, Hector Posadas, Pablo Peñil, Eugenio Villar University of Cantabria Santander, Spain {nicolasa,
More informationESE532: System-on-a-Chip Architecture. Today. Process. Message FIFO. Thread. Dataflow Process Model Motivation Issues Abstraction Recommended Approach
ESE53: System-on-a-Chip Architecture Day 5: January 30, 07 Dataflow Process Model Today Dataflow Process Model Motivation Issues Abstraction Recommended Approach Message Parallelism can be natural Discipline
More informationFSMs & message passing: SDL
12 FSMs & message passing: SDL Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 30 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models of computation
More informationOverview of Dataflow Languages. Waheed Ahmad
Overview of Dataflow Languages Waheed Ahmad w.ahmad@utwente.nl The purpose of models is not to fit the data but to sharpen the questions. Samuel Karlins 11 th R.A Fisher Memorial Lecture Royal Society
More informationHardware-Software Codesign. 6. System Simulation
Hardware-Software Codesign 6. System Simulation Lothar Thiele 6-1 System Design specification system simulation (this lecture) (worst-case) perf. analysis (lectures 10-11) system synthesis estimation SW-compilation
More informationEECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization
EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Dataflow Lecture: SDF, Kahn Process Networks Stavros Tripakis University of California, Berkeley Stavros Tripakis: EECS
More informationModelling, Analysis and Scheduling with Dataflow Models
technische universiteit eindhoven Modelling, Analysis and Scheduling with Dataflow Models Marc Geilen, Bart Theelen, Twan Basten, Sander Stuijk, AmirHossein Ghamarian, Jeroen Voeten Eindhoven University
More informationFundamental Algorithms for System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis, Edward A. Lee UC Berkeley EECS 144/244 Fall 2014 Copyright 2014, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis
More informationSystem level modelling with open source tools
System level modelling with open source tools Mikkel Koefoed Jakobsen (mkoe@imm.dtu.dk) Jan Madsen (jan@imm.dtu.dk) Seyed Hosein Attarzadeh Niaki (shan2@kth.se) Ingo Sander (ingo@kth.se) Jan Hansen (jan@real-ear.com)
More informationfakultät für informatik informatik 12 technische universität dortmund Data flow models Peter Marwedel TU Dortmund, Informatik /10/08
12 Data flow models Peter Marwedel TU Dortmund, Informatik 12 2009/10/08 Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Models of computation considered in this course Communication/ local computations
More informationLars Schor, and Lothar Thiele ETH Zurich, Switzerland
Iuliana Bacivarov, Wolfgang Haid, Kai Huang, Lars Schor, and Lothar Thiele ETH Zurich, Switzerland Efficient i Execution of KPN on MPSoC Efficiency regarding speed-up small memory footprint portability
More informationSpecifications and Modeling
12 Specifications and Modeling Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 17 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Hypothetical design
More informationPromela and SPIN. Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH. Promela and SPIN
Promela and SPIN Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH Promela and SPIN Promela (Protocol Meta Language): Language for modelling discrete, event-driven
More informationComputational Process Networks a model and framework for high-throughput signal processing
Computational Process Networks a model and framework for high-throughput signal processing Gregory E. Allen Ph.D. Defense 25 April 2011 Committee Members: James C. Browne Craig M. Chase Brian L. Evans
More information" " :"'/~-' ~: ">-y.:... jj IJJ ~J 0 0JJJ J) Workshop on Microelectronics..~ -----------------------..,~ -~ " ~\': ~~: ;;-~ lol i)i } ',:--'. i,ai :.". ~~. ~~ :~'.~~ ;1" -.;:.;:. -.. 15th Austrian Workshop
More informationFunctional modeling style for efficient SW code generation of video codec applications
Functional modeling style for efficient SW code generation of video codec applications Sang-Il Han 1)2) Soo-Ik Chae 1) Ahmed. A. Jerraya 2) SD Group 1) SLS Group 2) Seoul National Univ., Korea TIMA laboratory,
More informationCover Page. The handle holds various files of this Leiden University dissertation
Cover Page The handle http://hdl.handle.net/1887/32963 holds various files of this Leiden University dissertation Author: Zhai, Jiali Teddy Title: Adaptive streaming applications : analysis and implementation
More informationHW/SW Codesign. Exercise 2: Kahn Process Networks and Synchronous Data Flows
HW/SW Codesign Exercise 2: Kahn Process Networks and Synchronous Data Flows 4. October 2017 Stefan Draskovic stefan.draskovic@tik.ee.ethz.ch slides by: Mirela Botezatu 1 Kahn Process Network (KPN) Specification
More informationAADS+: AADL Simulation including the Behavioral Annex
AADS+: AADL Simulation including the Behavioral Annex Fifth IEEE International workshop UML and AADL 24th March 2010, Oxford, UK Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University
More informationMulti-processor System Design with ESPAM
Multi-processor System Design with ESPM Hristo Nikolov Todor Stefanov Ed Deprettere Leiden Institute of dvanced omputer Science Leiden University, The Netherlands {nikolov,stefanov,edd@liacs.nl STRT For
More informationSoftware Engineering 2 A practical course in software engineering. Ekkart Kindler
Software Engineering 2 A practical course in software engineering Quality Management Main Message Planning phase Definition phase Design phase Implem. phase Acceptance phase Mainten. phase 3 1. Overview
More informationStandard Tools for Hardware-in-the-Loop (HIL) Modeling and Simulation
Standard Tools for Hardware-in-the-Loop (HIL) Modeling and Simulation 2008 Mathworks erospace and Defense Symposium pril 2, 2008 Robert McNeal and Dr. Mohamed elkhayat Technology Development Engineers
More informationApplying Models of Computation to OpenCL Pipes for FPGA Computing. Nachiket Kapre + Hiren Patel
Applying Models of Computation to OpenCL Pipes for FPGA Computing Nachiket Kapre + Hiren Patel nachiket@uwaterloo.ca Outline Models of Computation and Parallelism OpenCL code samples Synchronous Dataflow
More informationLecture 4: Synchronous Data Flow Graphs - HJ94 goal: Skiing down a mountain
Lecture 4: Synchronous ata Flow Graphs - I. Verbauwhede, 05-06 K.U.Leuven HJ94 goal: Skiing down a mountain SPW, Matlab, C pipelining, unrolling Specification Algorithm Transformations loop merging, compaction
More informationBuilding Synchronous DataFlow graphs with UML & MARTE/CCSL
Building Synchronous DataFlow graphs with UML & MARTE/CCSL F. Mallet, J. DeAntoni, C. André, R. de Simone Aoste - INRIA/I3S Université de Nice Sophia Antipolis UML & Formal methods Ambiguity and structural
More informationAutomatic Parallelization of NLPs with Non-Affine Index- Expressions. Marco Bekooij (NXP research) Tjerk Bijlsma (University of Twente)
Automatic Parallelization of NLPs with Non-Affine Index- Expressions Marco Bekooij (NXP research) Tjerk Bijlsma (University of Twente) Outline Context: car-entertainment applications Mapping Flow Motivation
More informationCSE544 Database Architecture
CSE544 Database Architecture Tuesday, February 1 st, 2011 Slides courtesy of Magda Balazinska 1 Where We Are What we have already seen Overview of the relational model Motivation and where model came from
More informationCMSC Computer Architecture Lecture 15: Memory Consistency and Synchronization. Prof. Yanjing Li University of Chicago
CMSC 22200 Computer Architecture Lecture 15: Memory Consistency and Synchronization Prof. Yanjing Li University of Chicago Administrative Stuff! Lab 5 (multi-core) " Basic requirements: out later today
More informationA Schedulability-Preserving Transformation Scheme from Boolean- Controlled Dataflow Networks to Petri Nets
Schedulability-Preserving ransformation Scheme from oolean- ontrolled Dataflow Networks to Petri Nets ong Liu Edward. Lee University of alifornia at erkeley erkeley,, 94720, US {congliu,eal}@eecs. berkeley.edu
More informationComputational Models for Concurrent Streaming Applications
2 Computational Models for Concurrent Streaming Applications The challenges of today Twan Basten Based on joint work with Marc Geilen, Sander Stuijk, and many others Department of Electrical Engineering
More informationDesign and Analysis of Distributed Interacting Systems
Design and Analysis of Distributed Interacting Systems Lecture 5 Linear Temporal Logic (cont.) Prof. Dr. Joel Greenyer May 2, 2013 (Last Time:) LTL Semantics (Informally) LTL Formulae are interpreted on
More informationLecture 6. Abstract Interpretation
Lecture 6. Abstract Interpretation Wei Le 2014.10 Outline Motivation History What it is: an intuitive understanding An example Steps of abstract interpretation Galois connection Narrowing and Widening
More informationA Unified Execution Model for Data-Driven Applications on a Composable MPSoC
Unified Execution Model for Data-Driven pplications on a omposable MPSo shkan Beyranvand Nejad Delft University of Technology Delft, The Netherlands a.beyranvandnejad@tudelft.nl nca Molnos Delft University
More informationThe Esterel Language. The Esterel Version. Basic Ideas of Esterel
The Synchronous Language Esterel OMS W4995-02 Prof. Stephen. Edwards Fall 2002 olumbia University epartment of omputer Science The Esterel Language eveloped by Gérard erry starting 1983 Originally for
More informationEE382N.23: Embedded System Design and Modeling
EE382N.23: Embedded System Design and Modeling Lecture 3 Language Semantics Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 3: Outline
More informationMain application of SDF: DSP hardware modeling
EE 144/244: Fundamental lgorithms for System Modeling, nalysis, and Optimization Fall 2014 Dataflow Timed SDF, Throughput nalysis Stavros Tripakis University of California, erkeley Stavros Tripakis (UC
More informationExam in Real-Time Systems
Exam in Real-Time Systems Course code: D0003E Time: 4 hours, 9:00-13:00 Number of assignments: 7 Total number of points: 31 Date of exam: 2010-08-21 Teacher: Allowed aiding equipment: Fredrik Bengtsson,
More informationApplying UML Modeling and MDA to Real-Time Software Development
Michael Benkel Aonix GmbH www.aonix.de michael.benkel@aonix.de Applying UML Modeling and MDA to Real-Time Software Development The growing complexity of embedded real-time applications requires presentation
More informationESE532: System-on-a-Chip Architecture. Today. Programmable SoC. Message. Process. Reminder
ESE532: System-on-a-Chip Architecture Day 5: September 18, 2017 Dataflow Process Model Today Dataflow Process Model Motivation Issues Abstraction Basic Approach Dataflow variants Motivations/demands for
More informationUsing UML as Front-end for Heterogeneous Software Code Generation Strategies
Using UML as Front-end for Heterogeneous Software Code Generation Strategies Lisane B. Brisolara, Marcio F.S. Oliveira, Ricardo Redin, Luis C. Lamb, Luigi Carro, Flavio Wagner {lisane, mfsoliveira, rmredin,
More informationConcurrent Models of Computation
Concurrent Models of Computation Edward A. Lee Robert S. Pepper Distinguished Professor, UC Berkeley EECS 219D: Concurrent Models of Computation Fall 2011 Copyright 2011, Edward A. Lee, All rights reserved
More informationSystem-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex)
System-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex) AADL Standards Meeting June 6., 2011 Jean-Pierre Talpin, INRIA Parts of this presentation are joint work with Paul,
More informationEclipse Automotive Working Group
Global Embedded Electronics & Networked SYstem Solutions Eclipse Automotive Working Group Activities and Requirements @ Geensys About Geensys - Global Embedded Electronics & Networked SYstem Solutions
More informationAn Introduction to Lustre
An Introduction to Lustre Monday Oct 06, 2014 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/35 ES Programming languages Which language to write embedded software in? Traditional: low-level
More informationModel-Driven Verifying Compilation of Synchronous Distributed Applications
Model-Driven Verifying Compilation of Synchronous Distributed Applications Sagar Chaki, James Edmondson October 1, 2014 MODELS 14, Valencia, Spain Copyright 2014 Carnegie Mellon University This material
More informationIuliana Bacivarov, Wolfgang Haid, Kai Huang, Lars Schor, and Lothar Thiele
Iuliana Bacivarov, Wolfgang Haid, Kai Huang, Lars Schor, and Lothar Thiele ETH Zurich, Switzerland Efficient i Execution on MPSoC Efficiency regarding speed-up small memory footprint portability Distributed
More informationDIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: OUTLINE APPLICATIONS OF DIGITAL SIGNAL PROCESSING
1 DSP applications DSP platforms The synthesis problem Models of computation OUTLINE 2 DIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: Time-discrete representation
More informationCyber Physical System Verification with SAL
Cyber Physical System Verification with July 22, 2013 Cyber Physical System Verification with Outline 1 2 3 4 5 Cyber Physical System Verification with Table of Contents 1 2 3 4 5 Cyber Physical System
More informationLabVIEW Based Embedded Design [First Report]
LabVIEW Based Embedded Design [First Report] Sadia Malik Ram Rajagopal Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 malik@ece.utexas.edu ram.rajagopal@ni.com
More informationComputational Process Networks
Computational Process Networks for Real-Time High-Throughput Signal and Image Processing Systems on Workstations Gregory E. Allen EE 382C - Embedded Software Systems 17 February 2000 http://www.ece.utexas.edu/~allen/
More informationA Simple Example. The Synchronous Language Esterel. A First Try: An FSM. The Esterel Version. The Esterel Version. The Esterel Version
The Synchronous Language Prof. Stephen. Edwards Simple Example The specification: The output O should occur when inputs and have both arrived. The R input should restart this behavior. First Try: n FSM
More informationPractical Model-based Testing With Papyrus and RT-Tester
Practical Model-based Testing With Papyrus and RT-Tester Jan Peleska and Wen-ling Huang University of Bremen Verified Systems International GmbH Fourth Halmstad Summer School on Testing, 2014-06-11 Acknowledgements.
More informationAn Exascale Programming, Multi objective Optimisation and Resilience Management Environment Based on Nested Recursive Parallelism.
This project has received funding from the European Union s Horizon 2020 research and innovation programme under grant agreement No. 671603 An Exascale Programming, ulti objective Optimisation and Resilience
More informationUML-AADL 09: Towards a Model- Driven Approach for Mapping Requirements on AADL Mathieu DELEHAYE Christophe PONSARD
Potsdam, Germany 02/06/2009 UML-AADL 09: Towards a Model- Driven Approach for Mapping Requirements on AADL Mathieu DELEHAYE Christophe PONSARD Outline 1. Motivation 2. NFR and tools survey 3. Goal-oriented
More informationSynchronization API of Pthread Mutex: lock, unlock, try_lock CondVar: wait, signal, signal_broadcast. Synchronization
CS341: Operating System Lect20 : 16 th Sept 2014 Dr. A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati Synchronization API of Pthread Mutex: lock, unlock, try_lock CondVar: wait,
More informationFormal modelling and verification in UPPAAL
Budapest University of Technology and Economics Department of Measurement and Information Systems Fault Tolerant Systems Research Group Critical Embedded Systems Formal modelling and verification in UPPAAL
More informationMapping and architecture exploration
Mapping and architecture exploration onfigure the resources, e.g. the size of an internal memory, width of a bus. Map the processes to the resources. ompile the processes in terms of the services provided
More informationExecution of UML models Present and Future of Research and Practice
Execution of UML models Present and Future of Research and Practice Federico Ciccozzi, Ivano Malavolta, Bran Selic Mälardalen University, Vrije University, Malina Software Corp. Ericsson Modeling Days
More informationMachine (Assembly) Language Human Thought
Where we are at: Machine (Assembly) Language Human Thought Abstract design hapters 9, 12 abstract interface H.L. Language & Operating Sys. ompiler hapters 10-11 abstract interface Virtual Machine Software
More informationCollege Functors, Applicatives
College 2016-2017 Functors, Applicatives Wouter Swierstra with a bit of Jurriaan Hage Utrecht University Contents So far, we have seen monads define a common abstraction over many programming patterns.
More informationOn the Expressiveness of Infinite Behavior and Name Scoping in Process Calculi
On the Expressiveness of Infinite Behavior and Name Scoping in Process Calculi Pablo Giambiagi (KTH, Sweden) Gerardo Schneider (IRISA/INRIA) Speaker: Frank D. Valencia (Uppsala Univ., Sweden) FOSSACS 04,
More informationConcurrent Design of Embedded Control Software
Concurrent Design of Embedded Software Third International Workshop on Multi-Paradigm Modeling MPM`09, 06-10-2009 Marcel Groothuis, Jan Broenink University of Twente, The Netherlands Raymond Frijns, Jeroen
More informationEmbedded Systems 8. Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines
Embedded Systems 8 - - Dataflow modeling Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines processes (activities that transform data from one
More informationFast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations
FZI Forschungszentrum Informatik at the University of Karlsruhe Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations Oliver Bringmann 1 RESEARCH ON YOUR BEHALF Outline
More informationOut-of-Order Parallel Simulation of SystemC Models. G. Liu, T. Schmidt, R. Dömer (CECS) A. Dingankar, D. Kirkpatrick (Intel Corp.)
Out-of-Order Simulation of s using Intel MIC Architecture G. Liu, T. Schmidt, R. Dömer (CECS) A. Dingankar, D. Kirkpatrick (Intel Corp.) Speaker: Rainer Dömer doemer@uci.edu Center for Embedded Computer
More informationHardware Memory Models: x86-tso
Hardware Memory Models: x86-tso John Mellor-Crummey Department of Computer Science Rice University johnmc@rice.edu COMP 522 Lecture 9 20 September 2016 Agenda So far hardware organization multithreading
More informationDynamic Expressivity with Static Optimization for Streaming Languages
Dynamic Expressivity with Static Optimization for Streaming Languages Robert Soulé Michael I. Gordon Saman marasinghe Robert Grimm Martin Hirzel ornell MIT MIT NYU IM DES 2013 1 Stream (FIFO queue) Operator
More informationOn-the-Fly Data Race Detection in MPI One-Sided Communication
On-the-Fly Data Race Detection in MPI One-Sided Communication Presentation Master Thesis Simon Schwitanski (schwitanski@itc.rwth-aachen.de) Joachim Protze (protze@itc.rwth-aachen.de) Prof. Dr. Matthias
More informationTransaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with System Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels System ommunication Mechanism Application 1: Generic Transaction Level ommunication
More informationHierarchical FSMs with Multiple CMs
Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung
More informationEfficient and Reliable Lock-Free Memory Reclamation Based on Reference Counting
Efficient and Reliable Lock-Free Memory Reclamation d on Reference ounting nders Gidenstam, Marina Papatriantafilou, Håkan Sundell and Philippas Tsigas Distributed omputing and Systems group, Department
More informationFile Systems: FFS and LFS
File Systems: FFS and LFS A Fast File System for UNIX McKusick, Joy, Leffler, Fabry TOCS 1984 The Design and Implementation of a Log- Structured File System Rosenblum and Ousterhout SOSP 1991 Presented
More informationM. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification
Systematic Implementation of Real-Time Models M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification Model-based Development for Controllers Make a model of the environment
More informationEmbedded Systems CS - ES
Embedded Systems - 1 - Synchronous dataflow REVIEW Multiple tokens consumed and produced per firing Synchronous dataflow model takes advantage of this Each edge labeled with number of tokens consumed/produced
More informationMETROII AND PTOLEMYII INTEGRATION. Presented by: Shaoyi Cheng, Tatsuaki Iwata, Brad Miller, Avissa Tehrani
METROII AND PTOLEMYII INTEGRATION Presented by: Shaoyi Cheng, Tatsuaki Iwata, Brad Miller, Avissa Tehrani INTRODUCTION PtolemyII is a tool for design of component-based systems using heterogeneous modeling
More informationEasy Multicore Programming using MAPS
Easy Multicore Programming using MAPS Jeronimo Castrillon, Maximilian Odendahl Multicore Challenge Conference 2012 September 24 th, 2012 Institute for Communication Technologies and Embedded Systems Outline
More informationDistributed Algorithms. Partha Sarathi Mandal Department of Mathematics IIT Guwahati
Distributed Algorithms Partha Sarathi Mandal Department of Mathematics IIT Guwahati Thanks to Dr. Sukumar Ghosh for the slides Distributed Algorithms Distributed algorithms for various graph theoretic
More informationAn Approach for Execution of MARTE-based Application Models
An Approach for Execution of MARTE-based Application Models Workshop on Distributed Object Computing for Real-time and Embedded Systems Washington, DC, USA July 16th, 2008 C. Mraidha, A. Cuccuru and S.
More informationSoK: Eternal War in Memory
SoK: Eternal War in Memory László Szekeres, Mathias Payer, Tao Wei, Dawn Song Presenter: Wajih 11/7/2017 Some slides are taken from original S&P presentation 1 What is SoK paper? Systematization of Knowledge
More informationPetri Nets ee249 Fall 2000
Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow
More informationSoftware Model Checking: Theory and Practice
Software Model Checking: Theory and Practice Lecture: Specification Checking - Specification Patterns Copyright 2004, Matt Dwyer, John Hatcliff, and Robby. The syllabus and all lectures for this course
More informationSafe Optimisations for Shared-Memory Concurrent Programs. Tomer Raz
Safe Optimisations for Shared-Memory Concurrent Programs Tomer Raz Plan Motivation Transformations Semantic Transformations Safety of Transformations Syntactic Transformations 2 Motivation We prove that
More informationCompiling Parallel Algorithms to Memory Systems
Compiling Parallel Algorithms to Memory Systems Stephen A. Edwards Columbia University Presented at Jane Street, April 16, 2012 (λx.?)f = FPGA Parallelism is the Big Question Massive On-Chip Parallelism
More informationPDP 4PS : Periodic Delayed Protocol for Partitioned Systems
PDP 4PS : Periodic Delayed Protocol for Partitioned Systems Authors: Antoine Jaouën Etienne Borde Laurent Pautet Thomas Robert firstname.lastname@telecom-paristech.fr Introduction & Issues ontext Safety
More informationC++ Concurrency - Formalised
C++ Concurrency - Formalised Salomon Sickert Technische Universität München 26 th April 2013 Mutex Algorithms At most one thread is in the critical section at any time. 2 / 35 Dekker s Mutex Algorithm
More informationIntroduction to MDE and Model Transformation
Vlad Acretoaie Department of Applied Mathematics and Computer Science Technical University of Denmark rvac@dtu.dk DTU Course 02291 System Integration Vlad Acretoaie Department of Applied Mathematics and
More informationProving liveness. Alexey Gotsman IMDEA Software Institute
Proving liveness Alexey Gotsman IMDEA Software Institute Safety properties Ensure bad things don t happen: - the program will not commit a memory safety fault - it will not release a lock it does not hold
More informationComputer Architecture
omputer Architecture Building a Modern omputer From First Principles www.nand2tetris.org Elements of omputing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, hapter 5: omputer Architecture slide
More informationCellSs Making it easier to program the Cell Broadband Engine processor
Perez, Bellens, Badia, and Labarta CellSs Making it easier to program the Cell Broadband Engine processor Presented by: Mujahed Eleyat Outline Motivation Architecture of the cell processor Challenges of
More informationOutline. SLD challenges Platform Based Design (PBD) Leveraging state of the art CAD Metropolis. Case study: Wireless Sensor Network
By Alberto Puggelli Outline SLD challenges Platform Based Design (PBD) Case study: Wireless Sensor Network Leveraging state of the art CAD Metropolis Case study: JPEG Encoder SLD Challenge Establish a
More informationSpecifications and Modeling
12 Specifications and Modeling Peter Marwedel TU Dortmund, Informatik 12 2009/10/20 Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Structure of this course 2: Specification Design repository Design Application
More informationES Financials Tips & Techniques 14/03/2016
THE AUSTRALIAN NATIONAL UNIVERSITY F&BS Business Solutions ES Financials Tips & Techniques 14/03/2016 Changes in Purchase Order Dispatch Methods Overview Note: Label "Vendor" in PS v9.1 is replaced with
More information