Faculté Polytechnique
|
|
|
- Reynard Fowler
- 5 years ago
- Views:
Transcription
1 Faculté Polytechnique INFORMATIQUE PARALLÈLE ET DISTRIBUÉE CHAPTER 7 : MULTI-CPU/MULTI-GPU PROCESSING APPLICATION FOR IMAGE AND VIDEO PROCESSING Sidi Ahmed Mahmoudi sidi.mahmoudi@umons.ac.be 13 December 2017
2 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 2
3 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 3
4 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION Introduction Moore s Law : 1968 The number of transistors in an integrated circuit doubles approximately every two years Law well verified :the CPU power has doubled every 18 months CPU power capped to 4 GHZ : the law is no more verified Computer Science Department. Faculté polytechnique 4
5 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION Introduction Multiplication of computing units in CPU : Multi-CPU, Multi-core, GPU GPU : initially used in 3D and video games. CPU Intel Core i7 3770K (2012) GPU GeForce GTX 580 (2011) 4 cores/8 threads 320 Euros 512 CUDA cores 350 Euros Birth of GPGPU : General Purpose Graphic Processing Unit Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 5
6 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 6
7 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION Graphic processing units GPU Presentation NVIDIA ATI Integrated within graphic cards GeForce GTX 580 Radeon HD4870 Initially used for 3D rendering and video games Computer Science Department. Faculté polytechnique 7
8 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPU Presentation GPU specialized for massively parallel treatments More transistors dedicated for computing Less number of control and cache units. GPU: Multiplication of computing units Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 8
9 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPU Presentation Computer Science Department. Faculté polytechnique 9
10 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPU Presentation Power evolution of CPU Intel vs. GPU Nvidia Computer Science Department. Faculté polytechnique 10
11 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPU Presentation Bandwidth evolution of CPU Intel vs. GPU Nvidia Computer Science Department. Faculté polytechnique 11
12 INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPU Presentation TOP 500. Current List, June Computer Science Department. Faculté polytechnique 12
13 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 13
14 GPU Programming Brook GPU : since 2004 ATI Stream : for ATI graphic cards DirectX 11, OpenGL : GPGPU shaders OpenCL : compatible with both NVIDIA and ATI CUDA : for NVIDIA cards only Computer Science Department. Faculté polytechnique 14
15 OpenCL Launched by Apple in order to unify the use of multi-cores and GPUs Joint by AMD/ATI and NVIDIA First version in 2009 Compatible with both NVIDIA and Ati cards Newer than CUDA : less powerful!! New GPU data types (vector, image, etc.). Computer Science Department. Faculté polytechnique 15
16 CUDA Compatible with GPU NVIDIA. Syntax similar to C. Grid: set of blocs. Bloc: set of threads. Threads synchronized within shared memory Management of different GPU memories Computer Science Department. Faculté polytechnique 16
17 CUDA Example of vectors addition : global void vecadd(float* A, float* B, float* C) { int i = threadidx.x; C[i] = A[i] + B[i]; } Kernel int main() { // Kernel invocation vecadd<<<1, N>>>(A, B, C); } Call of Kernel Computer Science Department. Faculté polytechnique 17
18 CUDA vecadd<<<1, N>>>(A, B, C); vecadd<<<2, N/2>>>(A, B, C); vecadd<<<100, N/100>>>(A, B, C); 1 Bloc of N threads 2 Blocs of N/2 threads 100 Blocs of N/100 threads Computer Science Department. Faculté polytechnique 18
19 CUDA A CUDA program consists of five steps : 1. Memory allocation on GPU 2. Data transfer from CPU to GPU memory 3. Definition of the number of CUDA threads 4. Launching of CUDA functions in parallel 5. Data (result) transfer from GPU to CPU memory Computer Science Department. Faculté polytechnique 19
20 CUDA Example of matrix addition: Memory allocation Memory allocation on GPU The allocated memory will receive data from central (CPU) memory. float *Ad, *Bd, *Cd; const int size = N*N*sizeof(float); cudamalloc((void **)&A_d, size); cudamalloc((void **)&B_d, size); cudamalloc((void **)&C_d, size); // matrix size // Allocate matrix A_d // Allocate matrix B_d // Allocate matrix C_d Computer Science Department. Faculté polytechnique 20
21 CUDA Example of matrix addition : data transfer (CPU Mem to GPU Mem) Data transfer from CPU memory to GPU memory Matrix initialized on central memory Precise the type of transfer : HostToDevice cudamemcpy(a_d, A, size, cudamemcpyhosttodevice); cudamemcpy(b_d, B, size, cudamemcpyhosttodevice); // A and B represent the matrix initialized on CPU memory Computer Science Department. Faculté polytechnique 21
22 CUDA Example of matrix addition : define the number of threads Define the number of GPU threads : Define the grid size Define the bloc size The threads number depends from the size of data to treat dim3 dimblock( blocksize, blocksize ); dim3 dimgrid( N/dimBlock.x, N/dimBlock.y); // Bloc size // Grid size Computer Science Department. Faculté polytechnique 22
23 CUDA Example of matrix addition : launching of CUDA kernels Define the CUDA function (kernel) Call and execute the CUDA kernel Specify the threads number (already defined) global void add matrix( float* a, float *b, float *c, int N ) { int i = blockidx.x * blockdim.x + threadidx.x; int j = blockidx.y * blockdim.y + threadidx.y; int index = i + j*n; if ( i < N && j < N ) c[index] = a[index] + b[index]; } add_matrix<<<dimgrid, dimblock>>>( A_d, B_d, C_d, N ); Computer Science Department. Faculté polytechnique 23
24 CUDA Example of matrix addition: Results transfer (GPU Mem to CPU Mem) Transfer of results from GPU to CPU memory Precise the type of transfer : DeviceToHost Release the allocated memory on GPU cudamemcpy( C, C_d, size, cudamemcpydevicetohost ); cudafree( A_d ); cudafree( B_d ); cudafree( C_d ); // Results wil be savec on CPU memory «C». Computer Science Department. Faculté polytechnique 24
25 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 25
26 Exploitation of Multi-CPU/Multi-GPU Architectures StarPU Developed in LABRI laboratory. Bordeaux, France Simultaneous exploitation of multiple CPUs and GPUs Exploit functions implemented with C, CUDA or OpenCL Efficient scheduling strategies Survey of StarPU [1] Computer Science Department. Faculté polytechnique 26
27 Exploitation of Multi-CPU/Multi-GPU Architectures StarSS Developed at the University of Catalonia (Barcelona) Flexible programming model for multicore Based essentially on : CellSs: programming Cell processors SPMSs: programming SMPs processors ClearSpeedSs: programming Clear Speed processors GPUSs: programming Multi-GPUs ClusterSs: programming of clusters GridSs: programming resources in grids Computer Science Department. Faculté polytechnique 27
28 Exploitation des architectures hétérogènes OpenACC API for high level programming Supported by CAPS enterprise, CRAY Inc, The Portland Group Inc (PGI) and NVIDIA A collection of compilation directives Takes into account the tasks of initialization, launching and stopping of accelerators Provides information for compilers Equivalent to Open MP for CPU programming Computer Science Department. Faculté polytechnique 28
29 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 29
30 Intensive treatments Large volumes HD, Full HD, 4K, etc. Multi-CPU Computing time? Real time? Cost? Image processing Video processing Medical imaging Multimedia processing GPU or Multi-GPU Acceleration Parallel computing Hybrid computing CPU or/and GPU? Computer Science Department. Faculté polytechnique 30
31 Application for Multimedia processing Hardware High computing power of GPUs. Heterogeneous architectures (Multi-CPU/Multi-GPU) GPU Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 31
32 Application for Multimedia processing Hardware High computing power of GPUs. Heterogeneous architectures (Multi-CPU/Multi-GPU) Applications Intensive processing of images and videos intensity : HD, Full HD or 4K of images videos (real time) 200 images 05 minutes Vertebra detection [Lecron2011] Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 32
33 Application for Multimedia processing Hardware High computing power of GPUs. Heterogeneous architectures (Multi-CPU/Multi-GPU) Applications Intensive processing of videos: motion tracking and recognition. intensity : HD, Full HD or 4K videos to treat in real time 2000 images 10 minutes Images indexation :MediaCycle [Siebert2009] Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 33
34 Application for Multimedia processing Hardware High computing power of GPUs. Heterogeneous architectures (Multi-CPU/Multi-GPU) Applications Intensive processing of videos: motion tracking and recognition. intensity : HD, Full HD or 4K videos to treat in real time Vidéo : 720x FPS Vidéo : 640x FPS Vidéo : 720x640 8 FPS Computer Science Department. Faculté polytechnique 34
35 Application for Multimedia processing Hardware High computing power of GPUs. Heterogeneous architectures (Multi-CPU/Multi-GPU) Applications Intensive processing of videos: motion tracking and recognition. intensity : HD, Full HD or 4K videos to treat in real time Constraints Transfer times between CPU and GPU memories. Efficient distribution of tasks between multiple GPUs Objectives Efficient management of memories: significant reduction of transfer times Efficient image and video processing on GPU and Multi-GPU platforms Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 35
36 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 36
37 YES GPU i = i +1 CPU INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION Scheme development : image processing Output Images 3 Input image N Multiple Images Image Unique Image i (i<=n) on GPU 1 1 Image on GPU CUDA Parallel Treatment 2 2 CUDA Parallel Treatment NO I = N 3 FIN OpenGL Visualization Computer Science Department. Faculté polytechnique 37
38 GPU optimizations Single image processing Texture Memory: fast access to pixel values Shared Memory : fast access to neighbors' values Multiple image processing Texture et shared memories Overlapping of data transfers by kernels executions on GPU : CUDA streams Computer Science Department. Faculté polytechnique 38
39 Implemented algorithms on GPU Classic image processing algorithms : Geometrical transformations: o rotation, translation, homography Parallel treatments between image pixels GPU acceleration : from 10x to 100x Homography on GPU Points of interest detection on GPU: Preliminary step of several computer vision methods GPU implementation based on Harris technic Efficiency: invariant to rotation, brightness, etc. Corners detection on GPU Contours detection on GPU: GPU implementation based on Deriche-Canny approach Efficiency: noise robustness, reduced number of operations Good quality of detected contours Contours detection on GPU Computer Science Department. Faculté polytechnique 39
40 Results : Single image processing on GPU Edges and corners detection on GPU : Global Memory Computer Science Department. Faculté polytechnique 40
41 Results : Single image processing on GPU Edges and corners detection on GPU : OpenGL Visualization Computer Science Department. Faculté polytechnique 41
42 Results : Single image processing on GPU Edges and corners detection on GPU : Texture & Shared memories Computer Science Department. Faculté polytechnique 42
43 Results : Multiple images processing on GPU Images resolution : 2048x2048 Edges and corners detection on GPU : Texture & Shared memories Computer Science Department. Faculté polytechnique 43
44 Results : Multiple images processing on GPU Images resolution : 2048x2048 Low accelerations: costs of data transfers between CPU and GPU memories Full exploitation of computing power within heterogeneous (Multi-CPU-GPU) platforms Edges and corners detection on GPU : CUDA streaming Computer Science Department. Faculté polytechnique 44
45 Multiple images processing on heterogeneous platforms StarPU: runtime for exploiting Heterogeneous platforms. Multiple images StarPU buffers Dynamic scheduling GPU N 1... GPU N M CPU N 1... CPU N N CPU Treatment CPU Treatment copy copy copy copy copy copy 4 CUDA streams copy copy Copy to CPU Memory Computer Science Department. Faculté polytechnique 45
46 Heterogeneous treatment : results Résolution d images : 512x512, 1024x1024, 2048x2048, 3936x3936 Edge and corners detection on heterogeneous platforms Computer Science Department. Faculté polytechnique 46
47 Heterogeneous treatment : results Résolution d images : 512x512, 1024x1024, 2048x2048, 3936x3936 Edge and corners detection on heterogeneous platforms Dynamic scheduling Computer Science Department. Faculté polytechnique 47
48 Heterogeneous treatment : results Résolution d images : 512x512, 1024x1024, 2048x2048, 3936x3936 Edge and corners detection on heterogeneous platforms Dynamic scheduling + CUDA streaming Computer Science Department. Faculté polytechnique 48
49 PLAN Introduction I. GPU Presentation II. III. IV. GPU Programming Exploitation of Multi-CPU-GPU Architectures Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time V. Multi-CPU/Multi-GPU based framework for HD image and video processing VI. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 49
50 Video Processing on GPU : scheme development Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 50
51 GPU based motion tracking CPU GPU Video OpenCV decoding frames on GPU Corners detection Optical flow computation Noise elimination OpenGL Visualization Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 51
52 CPU Multi-GPU based motion tracking GPU Video OpenCV decoding frames on GPU GPU 1 GPU 2 GPU 3 GPU 4 Sub-frame N 1 Sub-frame N 2 Sub-frame N 3 Sub-frame N 4 Corners detection Corners detection Corners detection Corners detection Optical flow computing Optical flow computing Optical flow computing Optical flow computing Noise elimination Noise elimination Noise elimination Noise elimination GPU 1 (output video) OpenGL Visualization Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 52
53 OpenCV CPU 10 FPS INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION CPU based motion tracking Noise Noise Noise Noise CPU based motion tracking in Full HD videos (1920x1080) Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 53
54 OpenCV GPU 19 FPS INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPUCV based motion tracking Noise Noise Noise Noise GPUCV based motion tracking in Full HD videos (1920x1080) Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 54
55 GPU 62 FPS INTRODUCTION GPU PRESENTATION GPU PROGRAMMING MULTI-CPU-GPU PROGRAMMING MULTIMEDIA PROCESSING APPLICATIONS EXPERIMENTATIONS CONCLUSION GPU based motion tracking Noise elim Noise elim Noise elim Noise elim GPU based motion tracking in Full HD videos (1920x1080) Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 55
56 PLAN Introduction 1. GPU Presentation 2. GPU Programming 3. Exploitation of Multi-CPU-GPU Architectures 4. Application for Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Multi-GPU based video processing in Real Time 1. Multi-CPU/Multi-GPU based framework for HD image and video processing 5. Experimental Results Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 56
57 The proposed framework Computer Science Department. Faculté polytechnique 57
58 AGENDA Introduction I. GPU Programming II. III. Our Context Exploitation of Multi-CPU-GPU platforms in Multimedia processing 1. Multi-CPU/Multi-GPU based image processing 2. Real time Multi-GPU processing of HD/Full HD videos IV. Experimental results : use cases Conclusion Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 58
59 1 st use case : Vertebra segmentation Computer Science Department. Faculté polytechnique 59
60 1 st use case : Vertebra segmentation Performances of heterogeneous vertebra detection using 200 images (1476x1680) Computer Science Department. Faculté polytechnique 60
61 2 nd use case : Movement detection within mobile camera Computer Science Department. Faculté polytechnique 61
62 2 nd use case : Movement detection within mobile camera GPU performance : movement detection within mobile camera Computer Science Department. Faculté polytechnique 62
63 3 rd use case: real time event detection Computer Science Department. Faculté polytechnique 63
64 4 th use case: eyes, nose and frontal face detection Computer Science Department. Faculté polytechnique 64
65 4 th use case: eyes, nose and frontal face tracking Computer Science Department. Faculté polytechnique 65
66 Conclusion Parallel processing between image pixels Parallel and heterogeneous processing between images Efficient exploitation of GPU memories Multi-GPU treatments for HD/Full HD videos Efficient selection of resources (CPUs or/and GPUs) Computer Science Department. Faculté polytechnique 66
67 References [1] Mahmoudi Sidi Ahmed, Belarbi Mohammed Amin, Mahmoudi Said, Belalem Ghalem, "Towards a Smart Selection of Resources in the Cloud for Low-energy Multimedia Processing" in Concurrency & Computation : Practice & Experience (2017) [2] CloudTech : Belarbi Mohammed Amin, Mahmoudi Said, Belalem Ghalem, Mahmoudi Sidi, "Web-based Multimedia Research and Indexation for Big Data Databases ", in CloudTech17: 3rd International Conference on Cloud Computing Technologies and Applications, Rabat, Maroc (2017) [3] Mahmoudi Sidi, Ammar Mohammed, Luque Joris Guillaume, Abbou Amine, "Real Time GPU- Based Segmentation and Tracking of the Left Ventricle on 2D Echocardiography«, In International work-conference on bioinformatics and bimedical engineering (2016). [4] Mahmoudi Sidi, Manneback Pierre, "Multi-CPU/Multi-GPU Based Framework for Multimedia Processing«, in IFIP Advances in Information and Communication Technology. Computer Science and Its Applications, 456, 2015, (2015) [5] Mahmoudi Sidi, "Multi-GPU based framework for real-time motion analysis and tracking in multi-user scenarios«, in EAI Endorsed Transactions. Creative Technologies, 2, 2, 1-10, e5 (2015 Computer Science Department. FPMs 67
68 References [6] Possa Paulo, Mahmoudi Sidi, Harb Naim, Valderrama Carlos, Manneback Pierre, "A Multi- Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection" in IEEE Transactions on Computers, 63, 10, Oct 2014, , DOI /TC (2014) [7] Mahmoudi Sidi, Kierzynka Michal, Manneback Pierre, Kurowski Krzysztof, "Real-time motion tracking using optical flow on multiple GPUs" in Bulletin of the Polish Academy of Sciences. Technical Sciences, 62, 1, , /bpasts (2014) [8] Mahmoudi Sidi, Ozkan Erencan, Manneback Pierre, Tosun Souleyman, "Taking Advantage of Heterogeneous Platforms in Image and Video Processing" in Complex HPC book", Wiley, (2014) [9] Da Cunha Possa Paulo, Mahmoudi Sidi, Harb Naim, Valderrama Carlos, "A New Self-Adapting Architecture for Feature Detection" in Lecture Notes in Computer Science, , 2012(22) Oslo, , /FPL (2012) [10] Mahmoudi Sidi, Manneback Pierre, Augonnet C., Thibault S., "Traitements d'images sur architectures parallèles et hétérogènes" in Technique et Science Informatiques, 31/ , /2012, , /tsi (2012) Computer Science Department. FPMs 68
69 References [11] Mahmoudi Sidi Ahmed, Manneback Pierre, Augonnet C., Thibault S., "Détection optimale des coins et contours dans des bases d'images volumineuses sur architectures multicoeurs hétérogènes", in "20èmes Rencontres Francophones de l'informatique Parallèle, RenPar'20, Saint- Malo, France (2011) [12] Mahmoudi Sidi Ahmed, Manneback Pierre, «Multi-GPU based Event Detection and Localization using High Definition Videos» ", in "The 4th International Conference on Multimedia Computing and Systems (ICMCS'14), Marrakesch, Morocco (2014) Computer Science Department. FPMs 69
70 THANK YOU Université de Mons Sidi Ahmed Mahmoudi Computer Science Department. Faculté polytechnique 70
Faculté Polytechnique
Faculté Polytechnique MULTIMEDIA RETRIEVAL & INDEXATION CHAPTER 7 : CLOUD & GPU FOR MULTIMEDIA RETRIEVAL Sidi Ahmed Mahmoudi sidi.mahmoudi@umons.ac.be 19 December 2017 PLAN Introduction I. Multimedia retrieval
Image and Video Processing on Parallel (GPU) and Heterogeneous Architectures (Multi-CPU/Multi-GPU)
Faculté Polytechnique 2nd Workshop of COST 0805 Open Network for High-Performance Computing on Complex Environments Image and Video Processing on Parallel (GPU) and Heterogeneous Architectures (Multi-CPU/Multi-GPU)
Introduction to Numerical General Purpose GPU Computing with NVIDIA CUDA. Part 1: Hardware design and programming model
Introduction to Numerical General Purpose GPU Computing with NVIDIA CUDA Part 1: Hardware design and programming model Dirk Ribbrock Faculty of Mathematics, TU dortmund 2016 Table of Contents Why parallel
Multi-CPU/Multi-GPU Based Framework for Multimedia Processing
Multi-CPU/Multi-GPU Based Framework for Multimedia Processing Sidi Mahmoudi, Pierre Manneback To cite this version: Sidi Mahmoudi, Pierre Manneback. Multi-CPU/Multi-GPU Based Framework for Multimedia Processing.
GPU & High Performance Computing (by NVIDIA) CUDA. Compute Unified Device Architecture Florian Schornbaum
GPU & High Performance Computing (by NVIDIA) CUDA Compute Unified Device Architecture 29.02.2008 Florian Schornbaum GPU Computing Performance In the last few years the GPU has evolved into an absolute
Lecture 3: Introduction to CUDA
CSCI-GA.3033-004 Graphics Processing Units (GPUs): Architecture and Programming Lecture 3: Introduction to CUDA Some slides here are adopted from: NVIDIA teaching kit Mohamed Zahran (aka Z) mzahran@cs.nyu.edu
Graph Partitioning. Standard problem in parallelization, partitioning sparse matrix in nearly independent blocks or discretization grids in FEM.
Graph Partitioning Standard problem in parallelization, partitioning sparse matrix in nearly independent blocks or discretization grids in FEM. Partition given graph G=(V,E) in k subgraphs of nearly equal
Lecture 15: Introduction to GPU programming. Lecture 15: Introduction to GPU programming p. 1
Lecture 15: Introduction to GPU programming Lecture 15: Introduction to GPU programming p. 1 Overview Hardware features of GPGPU Principles of GPU programming A good reference: David B. Kirk and Wen-mei
Parallel Computing. Lecture 19: CUDA - I
CSCI-UA.0480-003 Parallel Computing Lecture 19: CUDA - I Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com GPU w/ local DRAM (device) Behind CUDA CPU (host) Source: http://hothardware.com/reviews/intel-core-i5-and-i7-processors-and-p55-chipset/?page=4
Josef Pelikán, Jan Horáček CGG MFF UK Praha
GPGPU and CUDA 2012-2018 Josef Pelikán, Jan Horáček CGG MFF UK Praha pepca@cgg.mff.cuni.cz http://cgg.mff.cuni.cz/~pepca/ 1 / 41 Content advances in hardware multi-core vs. many-core general computing
High Performance Computing and GPU Programming
High Performance Computing and GPU Programming Lecture 1: Introduction Objectives C++/CPU Review GPU Intro Programming Model Objectives Objectives Before we begin a little motivation Intel Xeon 2.67GHz
G P G P U : H I G H - P E R F O R M A N C E C O M P U T I N G
Joined Advanced Student School (JASS) 2009 March 29 - April 7, 2009 St. Petersburg, Russia G P G P U : H I G H - P E R F O R M A N C E C O M P U T I N G Dmitry Puzyrev St. Petersburg State University Faculty
Real-time Graphics 9. GPGPU
Real-time Graphics 9. GPGPU GPGPU GPU (Graphics Processing Unit) Flexible and powerful processor Programmability, precision, power Parallel processing CPU Increasing number of cores Parallel processing
HPC Middle East. KFUPM HPC Workshop April Mohamed Mekias HPC Solutions Consultant. Introduction to CUDA programming
KFUPM HPC Workshop April 29-30 2015 Mohamed Mekias HPC Solutions Consultant Introduction to CUDA programming 1 Agenda GPU Architecture Overview Tools of the Trade Introduction to CUDA C Patterns of Parallel
Tesla Architecture, CUDA and Optimization Strategies
Tesla Architecture, CUDA and Optimization Strategies Lan Shi, Li Yi & Liyuan Zhang Hauptseminar: Multicore Architectures and Programming Page 1 Outline Tesla Architecture & CUDA CUDA Programming Optimization
Real-time Graphics 9. GPGPU
9. GPGPU GPGPU GPU (Graphics Processing Unit) Flexible and powerful processor Programmability, precision, power Parallel processing CPU Increasing number of cores Parallel processing GPGPU general-purpose
GPU programming. Dr. Bernhard Kainz
GPU programming Dr. Bernhard Kainz Overview About myself Motivation GPU hardware and system architecture GPU programming languages GPU programming paradigms Pitfalls and best practice Reduction and tiling
GPU Programming. Alan Gray, James Perry EPCC The University of Edinburgh
GPU Programming EPCC The University of Edinburgh Contents NVIDIA CUDA C Proprietary interface to NVIDIA architecture CUDA Fortran Provided by PGI OpenCL Cross platform API 2 NVIDIA CUDA CUDA allows NVIDIA
Lecture 2: Introduction to CUDA C
CS/EE 217 GPU Architecture and Programming Lecture 2: Introduction to CUDA C David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2013 1 CUDA /OpenCL Execution Model Integrated host+device app C program Serial or
Module 2: Introduction to CUDA C. Objective
ECE 8823A GPU Architectures Module 2: Introduction to CUDA C 1 Objective To understand the major elements of a CUDA program Introduce the basic constructs of the programming model Illustrate the preceding
Module 2: Introduction to CUDA C
ECE 8823A GPU Architectures Module 2: Introduction to CUDA C 1 Objective To understand the major elements of a CUDA program Introduce the basic constructs of the programming model Illustrate the preceding
Introduction to Parallel Computing with CUDA. Oswald Haan
Introduction to Parallel Computing with CUDA Oswald Haan ohaan@gwdg.de Schedule Introduction to Parallel Computing with CUDA Using CUDA CUDA Application Examples Using Multiple GPUs CUDA Application Libraries
GPU Programming Using CUDA
GPU Programming Using CUDA Michael J. Schnieders Depts. of Biomedical Engineering & Biochemistry The University of Iowa & Gregory G. Howes Department of Physics and Astronomy The University of Iowa Iowa
CUDA C Programming Mark Harris NVIDIA Corporation
CUDA C Programming Mark Harris NVIDIA Corporation Agenda Tesla GPU Computing CUDA Fermi What is GPU Computing? Introduction to Tesla CUDA Architecture Programming & Memory Models Programming Environment
GPGPU. Alan Gray/James Perry EPCC The University of Edinburgh.
GPGPU Alan Gray/James Perry EPCC The University of Edinburgh a.gray@ed.ac.uk Contents Introduction GPU Technology Programming GPUs GPU Performance Optimisation 2 Introduction 3 Introduction Central Processing
Introduction to GPU Computing Using CUDA. Spring 2014 Westgid Seminar Series
Introduction to GPU Computing Using CUDA Spring 2014 Westgid Seminar Series Scott Northrup SciNet www.scinethpc.ca March 13, 2014 Outline 1 Heterogeneous Computing 2 GPGPU - Overview Hardware Software
CUDA Programming. Week 1. Basic Programming Concepts Materials are copied from the reference list
CUDA Programming Week 1. Basic Programming Concepts Materials are copied from the reference list G80/G92 Device SP: Streaming Processor (Thread Processors) SM: Streaming Multiprocessor 128 SP grouped into
Introduction to GPU Computing Using CUDA. Spring 2014 Westgid Seminar Series
Introduction to GPU Computing Using CUDA Spring 2014 Westgid Seminar Series Scott Northrup SciNet www.scinethpc.ca (Slides http://support.scinet.utoronto.ca/ northrup/westgrid CUDA.pdf) March 12, 2014
COSC 6374 Parallel Computations Introduction to CUDA
COSC 6374 Parallel Computations Introduction to CUDA Edgar Gabriel Fall 2014 Disclaimer Material for this lecture has been adopted based on various sources Matt Heavener, CS, State Univ. of NY at Buffalo
ECE 574 Cluster Computing Lecture 15
ECE 574 Cluster Computing Lecture 15 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 30 March 2017 HW#7 (MPI) posted. Project topics due. Update on the PAPI paper Announcements
Accelerating image registration on GPUs
Accelerating image registration on GPUs Harald Köstler, Sunil Ramgopal Tatavarty SIAM Conference on Imaging Science (IS10) 13.4.2010 Contents Motivation: Image registration with FAIR GPU Programming Combining
An Introduction to GPGPU Pro g ra m m ing - CUDA Arc hitec ture
An Introduction to GPGPU Pro g ra m m ing - CUDA Arc hitec ture Rafia Inam Mälardalen Real-Time Research Centre Mälardalen University, Västerås, Sweden http://www.mrtc.mdh.se rafia.inam@mdh.se CONTENTS
Introduction to CUDA Programming
Introduction to CUDA Programming Steve Lantz Cornell University Center for Advanced Computing October 30, 2013 Based on materials developed by CAC and TACC Outline Motivation for GPUs and CUDA Overview
CS 470 Spring Other Architectures. Mike Lam, Professor. (with an aside on linear algebra)
CS 470 Spring 2016 Mike Lam, Professor Other Architectures (with an aside on linear algebra) Parallel Systems Shared memory (uniform global address space) Primary story: make faster computers Programming
Lecture 11: GPU programming
Lecture 11: GPU programming David Bindel 4 Oct 2011 Logistics Matrix multiply results are ready Summary on assignments page My version (and writeup) on CMS HW 2 due Thursday Still working on project 2!
ECE 574 Cluster Computing Lecture 17
ECE 574 Cluster Computing Lecture 17 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 28 March 2019 HW#8 (CUDA) posted. Project topics due. Announcements 1 CUDA installing On Linux
Introduction to GPU programming. Introduction to GPU programming p. 1/17
Introduction to GPU programming Introduction to GPU programming p. 1/17 Introduction to GPU programming p. 2/17 Overview GPUs & computing Principles of CUDA programming One good reference: David B. Kirk
Information Coding / Computer Graphics, ISY, LiTH. Introduction to CUDA. Ingemar Ragnemalm Information Coding, ISY
Introduction to CUDA Ingemar Ragnemalm Information Coding, ISY This lecture: Programming model and language Memory spaces and memory access Shared memory Examples Lecture questions: 1. Suggest two significant
Massively Parallel Architectures
Massively Parallel Architectures A Take on Cell Processor and GPU programming Joel Falcou - LRI joel.falcou@lri.fr Bat. 490 - Bureau 104 20 janvier 2009 Motivation The CELL processor Harder,Better,Faster,Stronger
Accelerator cards are typically PCIx cards that supplement a host processor, which they require to operate Today, the most common accelerators include
3.1 Overview Accelerator cards are typically PCIx cards that supplement a host processor, which they require to operate Today, the most common accelerators include GPUs (Graphics Processing Units) AMD/ATI
Information Coding / Computer Graphics, ISY, LiTH. Introduction to CUDA. Ingemar Ragnemalm Information Coding, ISY
Introduction to CUDA Ingemar Ragnemalm Information Coding, ISY This lecture: Programming model and language Introduction to memory spaces and memory access Shared memory Matrix multiplication example Lecture
Technische Universität München. GPU Programming. Rüdiger Westermann Chair for Computer Graphics & Visualization. Faculty of Informatics
GPU Programming Rüdiger Westermann Chair for Computer Graphics & Visualization Faculty of Informatics Overview Programming interfaces and support libraries The CUDA programming abstraction An in-depth
GPU programming: CUDA basics. Sylvain Collange Inria Rennes Bretagne Atlantique
GPU programming: CUDA basics Sylvain Collange Inria Rennes Bretagne Atlantique sylvain.collange@inria.fr This lecture: CUDA programming We have seen some GPU architecture Now how to program it? 2 Outline
COMP 322: Fundamentals of Parallel Programming. Flynn s Taxonomy for Parallel Computers
COMP 322: Fundamentals of Parallel Programming Lecture 37: General-Purpose GPU (GPGPU) Computing Max Grossman, Vivek Sarkar Department of Computer Science, Rice University max.grossman@rice.edu, vsarkar@rice.edu
CUDA GPGPU Workshop CUDA/GPGPU Arch&Prog
CUDA GPGPU Workshop 2012 CUDA/GPGPU Arch&Prog Yip Wichita State University 7/11/2012 GPU-Hardware perspective GPU as PCI device Original PCI PCIe Inside GPU architecture GPU as PCI device Traditional PC
GPU Programming Using NVIDIA CUDA
GPU Programming Using NVIDIA CUDA Siddhante Nangla 1, Professor Chetna Achar 2 1, 2 MET s Institute of Computer Science, Bandra Mumbai University Abstract: GPGPU or General-Purpose Computing on Graphics
Introduction to CUDA Algoritmi e Calcolo Parallelo. Daniele Loiacono
Introduction to CUDA Algoritmi e Calcolo Parallelo References q This set of slides is mainly based on: " CUDA Technical Training, Dr. Antonino Tumeo, Pacific Northwest National Laboratory " Slide of Applied
Lecture 10!! Introduction to CUDA!
1(50) Lecture 10 Introduction to CUDA Ingemar Ragnemalm Information Coding, ISY 1(50) Laborations Some revisions may happen while making final adjustments for Linux Mint. Last minute changes may occur.
Today s Content. Lecture 7. Trends. Factors contributed to the growth of Beowulf class computers. Introduction. CUDA Programming CUDA (I)
Today s Content Lecture 7 CUDA (I) Introduction Trends in HPC GPGPU CUDA Programming 1 Trends Trends in High-Performance Computing HPC is never a commodity until 199 In 1990 s Performances of PCs are getting
GPU Programming. Lecture 2: CUDA C Basics. Miaoqing Huang University of Arkansas 1 / 34
1 / 34 GPU Programming Lecture 2: CUDA C Basics Miaoqing Huang University of Arkansas 2 / 34 Outline Evolvements of NVIDIA GPU CUDA Basic Detailed Steps Device Memories and Data Transfer Kernel Functions
HPCSE II. GPU programming and CUDA
HPCSE II GPU programming and CUDA What is a GPU? Specialized for compute-intensive, highly-parallel computation, i.e. graphic output Evolution pushed by gaming industry CPU: large die area for control
Lecture 9. Outline. CUDA : a General-Purpose Parallel Computing Architecture. CUDA Device and Threads CUDA. CUDA Architecture CUDA (I)
Lecture 9 CUDA CUDA (I) Compute Unified Device Architecture 1 2 Outline CUDA Architecture CUDA Architecture CUDA programming model CUDA-C 3 4 CUDA : a General-Purpose Parallel Computing Architecture CUDA
DIFFERENTIAL. Tomáš Oberhuber, Atsushi Suzuki, Jan Vacata, Vítězslav Žabka
USE OF FOR Tomáš Oberhuber, Atsushi Suzuki, Jan Vacata, Vítězslav Žabka Faculty of Nuclear Sciences and Physical Engineering Czech Technical University in Prague Mini workshop on advanced numerical methods
Speed Up Your Codes Using GPU
Speed Up Your Codes Using GPU Wu Di and Yeo Khoon Seng (Department of Mechanical Engineering) The use of Graphics Processing Units (GPU) for rendering is well known, but their power for general parallel
CS516 Programming Languages and Compilers II
CS516 Programming Languages and Compilers II Zheng Zhang Spring 2015 Jan 22 Overview and GPU Programming I Rutgers University CS516 Course Information Staff Instructor: zheng zhang (eddy.zhengzhang@cs.rutgers.edu)
University of Bielefeld
Geistes-, Natur-, Sozial- und Technikwissenschaften gemeinsam unter einem Dach Introduction to GPU Programming using CUDA Olaf Kaczmarek University of Bielefeld STRONGnet Summerschool 2011 ZIF Bielefeld
High-Performance Computing Using GPUs
High-Performance Computing Using GPUs Luca Caucci caucci@email.arizona.edu Center for Gamma-Ray Imaging November 7, 2012 Outline Slide 1 of 27 Why GPUs? What is CUDA? The CUDA programming model Anatomy
GPGPU, 4th Meeting Mordechai Butrashvily, CEO GASS Company for Advanced Supercomputing Solutions
GPGPU, 4th Meeting Mordechai Butrashvily, CEO moti@gass-ltd.co.il GASS Company for Advanced Supercomputing Solutions Agenda 3rd meeting 4th meeting Future meetings Activities All rights reserved (c) 2008
CS8803SC Software and Hardware Cooperative Computing GPGPU. Prof. Hyesoon Kim School of Computer Science Georgia Institute of Technology
CS8803SC Software and Hardware Cooperative Computing GPGPU Prof. Hyesoon Kim School of Computer Science Georgia Institute of Technology Why GPU? A quiet revolution and potential build-up Calculation: 367
CUDA Parallelism Model
GPU Teaching Kit Accelerated Computing CUDA Parallelism Model Kernel-Based SPMD Parallel Programming Multidimensional Kernel Configuration Color-to-Grayscale Image Processing Example Image Blur Example
GPU Computing: Introduction to CUDA. Dr Paul Richmond
GPU Computing: Introduction to CUDA Dr Paul Richmond http://paulrichmond.shef.ac.uk This lecture CUDA Programming Model CUDA Device Code CUDA Host Code and Memory Management CUDA Compilation Programming
Review. Lecture 10. Today s Outline. Review. 03b.cu. 03?.cu CUDA (II) Matrix addition CUDA-C API
Review Lecture 10 CUDA (II) host device CUDA many core processor threads thread blocks grid # threads >> # of cores to be efficient Threads within blocks can cooperate Threads between thread blocks cannot
Introduc)on to GPU Programming
Introduc)on to GPU Programming Mubashir Adnan Qureshi h3p://www.ncsa.illinois.edu/people/kindr/projects/hpca/files/singapore_p1.pdf h3p://developer.download.nvidia.com/cuda/training/nvidia_gpu_compu)ng_webinars_cuda_memory_op)miza)on.pdf
Zero-copy. Table of Contents. Multi-GPU Learning CUDA to Solve Scientific Problems. Objectives. Technical Issues Zero-copy. Multigpu.
Table of Contents Multi-GPU Learning CUDA to Solve Scientific Problems. 1 Objectives Miguel Cárdenas Montes 2 Zero-copy Centro de Investigaciones Energéticas Medioambientales y Tecnológicas, Madrid, Spain
Overview. Lecture 1: an introduction to CUDA. Hardware view. Hardware view. hardware view software view CUDA programming
Overview Lecture 1: an introduction to CUDA Mike Giles mike.giles@maths.ox.ac.uk hardware view software view Oxford University Mathematical Institute Oxford e-research Centre Lecture 1 p. 1 Lecture 1 p.
CSE 591: GPU Programming. Introduction. Entertainment Graphics: Virtual Realism for the Masses. Computer games need to have: Klaus Mueller
Entertainment Graphics: Virtual Realism for the Masses CSE 591: GPU Programming Introduction Computer games need to have: realistic appearance of characters and objects believable and creative shading,
Introduction to CUDA
Introduction to CUDA Oliver Meister November 7 th 2012 Tutorial Parallel Programming and High Performance Computing, November 7 th 2012 1 References D. Kirk, W. Hwu: Programming Massively Parallel Processors,
Introduction to CUDA Algoritmi e Calcolo Parallelo. Daniele Loiacono
Introduction to CUDA Algoritmi e Calcolo Parallelo References This set of slides is mainly based on: CUDA Technical Training, Dr. Antonino Tumeo, Pacific Northwest National Laboratory Slide of Applied
GPU Computing Master Clss. Development Tools
GPU Computing Master Clss Development Tools Generic CUDA debugger goals Support all standard debuggers across all OS Linux GDB, TotalView and DDD Windows Visual studio Mac - XCode Support CUDA runtime
GPGPU, 1st Meeting Mordechai Butrashvily, CEO GASS
GPGPU, 1st Meeting Mordechai Butrashvily, CEO GASS Agenda Forming a GPGPU WG 1 st meeting Future meetings Activities Forming a GPGPU WG To raise needs and enhance information sharing A platform for knowledge
Lecture 8: GPU Programming. CSE599G1: Spring 2017
Lecture 8: GPU Programming CSE599G1: Spring 2017 Announcements Project proposal due on Thursday (4/28) 5pm. Assignment 2 will be out today, due in two weeks. Implement GPU kernels and use cublas library
Register file. A single large register file (ex. 16K registers) is partitioned among the threads of the dispatched blocks.
Sharing the resources of an SM Warp 0 Warp 1 Warp 47 Register file A single large register file (ex. 16K registers) is partitioned among the threads of the dispatched blocks Shared A single SRAM (ex. 16KB)
This is a draft chapter from an upcoming CUDA textbook by David Kirk from NVIDIA and Prof. Wen-mei Hwu from UIUC.
David Kirk/NVIDIA and Wen-mei Hwu, 2006-2008 This is a draft chapter from an upcoming CUDA textbook by David Kirk from NVIDIA and Prof. Wen-mei Hwu from UIUC. Please send any comment to dkirk@nvidia.com
CUDA Parallel Programming Model. Scalable Parallel Programming with CUDA
CUDA Parallel Programming Model Scalable Parallel Programming with CUDA Some Design Goals Scale to 100s of cores, 1000s of parallel threads Let programmers focus on parallel algorithms not mechanics of
EEM528 GPU COMPUTING
EEM528 CS 193G GPU COMPUTING Lecture 2: GPU History & CUDA Programming Basics Slides Credit: Jared Hoberock & David Tarjan CS 193G History of GPUs Graphics in a Nutshell Make great images intricate shapes
GPU Programming with CUDA. Pedro Velho
GPU Programming with CUDA Pedro Velho Meeting the audience! How many of you used concurrent programming before? How many threads? How many already used CUDA? Introduction from games to science 1 2 Architecture
CUDA Parallel Programming Model Michael Garland
CUDA Parallel Programming Model Michael Garland NVIDIA Research Some Design Goals Scale to 100s of cores, 1000s of parallel threads Let programmers focus on parallel algorithms not mechanics of a parallel
Lecture 2: CUDA Programming
CS 515 Programming Language and Compilers I Lecture 2: CUDA Programming Zheng (Eddy) Zhang Rutgers University Fall 2017, 9/12/2017 Review: Programming in CUDA Let s look at a sequential program in C first:
CUDA PROGRAMMING MODEL. Carlo Nardone Sr. Solution Architect, NVIDIA EMEA
CUDA PROGRAMMING MODEL Carlo Nardone Sr. Solution Architect, NVIDIA EMEA CUDA: COMMON UNIFIED DEVICE ARCHITECTURE Parallel computing architecture and programming model GPU Computing Application Includes
Parallel Accelerators
Parallel Accelerators Přemysl Šůcha ``Parallel algorithms'', 2017/2018 CTU/FEL 1 Topic Overview Graphical Processing Units (GPU) and CUDA Vector addition on CUDA Intel Xeon Phi Matrix equations on Xeon
HPC with Multicore and GPUs
HPC with Multicore and GPUs Stan Tomov Electrical Engineering and Computer Science Department University of Tennessee, Knoxville COSC 594 Lecture Notes March 22, 2017 1/20 Outline Introduction - Hardware
Performance Diagnosis for Hybrid CPU/GPU Environments
Performance Diagnosis for Hybrid CPU/GPU Environments Michael M. Smith and Karen L. Karavanic Computer Science Department Portland State University Performance Diagnosis for Hybrid CPU/GPU Environments
CSCI 402: Computer Architectures. Parallel Processors (2) Fengguang Song Department of Computer & Information Science IUPUI.
CSCI 402: Computer Architectures Parallel Processors (2) Fengguang Song Department of Computer & Information Science IUPUI 6.6 - End Today s Contents GPU Cluster and its network topology The Roofline performance
Performance Analysis of Sobel Edge Detection Filter on GPU using CUDA & OpenGL
Performance Analysis of Sobel Edge Detection Filter on GPU using CUDA & OpenGL Ms. Khyati Shah Assistant Professor, Computer Engineering Department VIER-kotambi, INDIA khyati30@gmail.com Abstract: CUDA(Compute
Scientific discovery, analysis and prediction made possible through high performance computing.
Scientific discovery, analysis and prediction made possible through high performance computing. An Introduction to GPGPU Programming Bob Torgerson Arctic Region Supercomputing Center November 21 st, 2013
Introduction to GPGPU and GPU-architectures
Introduction to GPGPU and GPU-architectures Henk Corporaal Gert-Jan van den Braak http://www.es.ele.tue.nl/ Contents 1. What is a GPU 2. Programming a GPU 3. GPU thread scheduling 4. GPU performance bottlenecks
Programmable Graphics Hardware (GPU) A Primer
Programmable Graphics Hardware (GPU) A Primer Klaus Mueller Stony Brook University Computer Science Department Parallel Computing Explained video Parallel Computing Explained Any questions? Parallelism
CSE 591/392: GPU Programming. Introduction. Klaus Mueller. Computer Science Department Stony Brook University
CSE 591/392: GPU Programming Introduction Klaus Mueller Computer Science Department Stony Brook University First: A Big Word of Thanks! to the millions of computer game enthusiasts worldwide Who demand
CUDA (Compute Unified Device Architecture)
CUDA (Compute Unified Device Architecture) Mike Bailey History of GPU Performance vs. CPU Performance GFLOPS Source: NVIDIA G80 = GeForce 8800 GTX G71 = GeForce 7900 GTX G70 = GeForce 7800 GTX NV40 = GeForce
Lab 1 Part 1: Introduction to CUDA
Lab 1 Part 1: Introduction to CUDA Code tarball: lab1.tgz In this hands-on lab, you will learn to use CUDA to program a GPU. The lab can be conducted on the SSSU Fermi Blade (M2050) or NCSA Forge using
Lecture 1: an introduction to CUDA
Lecture 1: an introduction to CUDA Mike Giles mike.giles@maths.ox.ac.uk Oxford University Mathematical Institute Oxford e-research Centre Lecture 1 p. 1 Overview hardware view software view CUDA programming
CS 314 Principles of Programming Languages
CS 314 Principles of Programming Languages Zheng Zhang Fall 2016 Dec 14 GPU Programming Rutgers University Programming with CUDA Compute Unified Device Architecture (CUDA) Mapping and managing computations
CUDA by Example. The University of Mississippi Computer Science Seminar Series. April 28, 2010
CUDA by Example The University of Mississippi Computer Science Seminar Series Martin.Lilleeng.Satra@sintef.no SINTEF ICT Department of Applied Mathematics April 28, 2010 Outline 1 The GPU 2 cudapi 3 CUDA
High Performance Linear Algebra on Data Parallel Co-Processors I
926535897932384626433832795028841971693993754918980183 592653589793238462643383279502884197169399375491898018 415926535897932384626433832795028841971693993754918980 592653589793238462643383279502884197169399375491898018
Learn CUDA in an Afternoon. Alan Gray EPCC The University of Edinburgh
Learn CUDA in an Afternoon Alan Gray EPCC The University of Edinburgh Overview Introduction to CUDA Practical Exercise 1: Getting started with CUDA GPU Optimisation Practical Exercise 2: Optimising a CUDA
Massively Parallel Algorithms
Massively Parallel Algorithms Introduction to CUDA & Many Fundamental Concepts of Parallel Programming G. Zachmann University of Bremen, Germany cgvr.cs.uni-bremen.de Hybrid/Heterogeneous Computation/Architecture
ECE 408 / CS 483 Final Exam, Fall 2014
ECE 408 / CS 483 Final Exam, Fall 2014 Thursday 18 December 2014 8:00 to 11:00 Central Standard Time You may use any notes, books, papers, or other reference materials. In the interest of fair access across
OpenACC. Introduction and Evolutions Sebastien Deldon, GPU Compiler engineer
OpenACC Introduction and Evolutions Sebastien Deldon, GPU Compiler engineer 3 WAYS TO ACCELERATE APPLICATIONS Applications Libraries Compiler Directives Programming Languages Easy to use Most Performance
Outline 2011/10/8. Memory Management. Kernels. Matrix multiplication. CIS 565 Fall 2011 Qing Sun
Outline Memory Management CIS 565 Fall 2011 Qing Sun sunqing@seas.upenn.edu Kernels Matrix multiplication Managing Memory CPU and GPU have separate memory spaces Host (CPU) code manages device (GPU) memory
An Introduction to OpenAcc
An Introduction to OpenAcc ECS 158 Final Project Robert Gonzales Matthew Martin Nile Mittow Ryan Rasmuss Spring 2016 1 Introduction: What is OpenAcc? OpenAcc stands for Open Accelerators. Developed by