PowerQUICC III Performance Monitors
|
|
- Merry Bradley
- 5 years ago
- Views:
Transcription
1 Freescale Semiconductor Application Note Document Number: AN3636 Rev. 2, 03/2014 PowerQUICC III Performance Monitors Using the Core and System Performance Monitors This application note describes aspects of utilizing the core and device-level performance monitors on PowerQUICC III (PQ3). Included are example calculations to aid in interpreting data collected. 1 Performance Monitors PowerQUICC III processors are the first family of PowerQUICC processors to include performance monitors on-chip. These include both core performance monitors, described in detail in the Power PC e500 Core Family Reference Manual, as well as device-level performance monitors, described in detail in the product-specific reference manual. The e500 core level performance monitors enable the counting of e500-specific events, for example, cache misses, mispredicted branches, or the number of cycles an execution unit stalls. These are configured by a set of special purpose registers that can only be written through supervisor-level accesses. The core-level event counters are also available through a read-only set of user-level registers. The device-level performance monitors can be used to monitor and record selected events on a device level. These Contents 1. Performance Monitors e500 Core Performance Monitors Device Performance Monitors Performance Metrics Data Collection Examples Data Presentation Revision History Freescale Semiconductor, Inc. All rights reserved.
2 e500 Core Performance Monitors performance monitors are similar in many respects to the performance monitors implemented on the e500 core. However, they are capable of counting events only outside the e500 core, for example, PCI, DDR, and L2 cache events. Device-level performance monitors are memory-mapped, allowing user space configuration accesses. Together, these two sets of performance monitor registers can be used by the developer to improve system performance, characterize and benchmark processors, and help debug their systems. 2 e500 Core Performance Monitors The e500 core performance monitors are described in detail in Chapter 7 of the Power PC e500 Core Family Reference Manual. Performance monitor registers are grouped into supervisor-level registers, accessed with mtpmr and mfpmr, and user-level performance monitor registers, which are read-only and accessed with the mfpmr instruction. The supervisor-level registers consist of the four performance monitor counters (PMC0-PMC3), each used to count up to 128 events; associated performance monitor local control registers (PMLCa0-PMLCa3); and the performance monitor global control register. The user mode registers are read-only copies of the supervisor-level registers. These consist of the same four counters (UPMC0-UPMC3), associated local control registers (UPMLCa0-UPMLCa3), and global control register (UPMGC0). Additionally, the core performance monitor may use the external core input, pm_event, as well as the performance monitor mark bit in the MSR (MSR[PMM]) to control which processes are monitored. 2.1 Counter Events Counter events are listed in the Power PC e500 Core Family Reference Manual. These are subdivided into three groups: Reference (Ref:#) - Possible to count these events on any of the four counters (PMC0-PMC3). These events are applicable to most Power Architecture microprocessors. Common (Com:#) - Possible to count these events on any of the four counters (PMC0-PMC3). These events are specific to the e500 microarchitecture. Counter-Specific (C[0-3]:#) - Can only be counted on the specific counter noted. For example, an event assigned to counter PMC2 is shown as C2:# 3 Device Performance Monitors The device performance monitors are described in detail in the corresponding product reference manual. These performance monitor counters operate separately from the core performance monitors and are intended to monitor and record device-level events. The device performance monitor consists of ten counters (PMC0-PMC9), capable of monitoring 576 events, as well as the associated local control registers (PMLCA0-PLMCA9) and the global control register (PMGC0). These registers are all memory-mapped and can be accessed in supervisor or user mode. 2 Freescale Semiconductor
3 Performance Metrics 3.1 Counter Events PMC0 is a 64-bit counter specifically designed to count core complex bus (CCB) clock cycles. This counter is started automatically out of reset and continually counts platform clock cycles. PMC1-PMC9 are 32-bit counters that can monitor up to 576 events. Counter events are subdivided into two groups: Reference (Ref:#) - Possible to count these events on any of the nine counters PMC1-PMC9. Counter-Specific (C[0-3]:#) - Can only be counted on the specific counter noted. For example, an event assigned to counter PMC2 is shown as C2:# 4 Performance Metrics The use of the on-chip performance monitors to gather data is relatively straightforward. Using the data to calculate meaningful performance metrics presents a much bigger challenge. Table 1 presents metrics commonly used for performance analysis and characterization. These include: Instructions per cycle (IPC) Instructions per packet (IPP) Packets per second (PPS) Branch misses per total branches (%) Branches per 1000 instructions L1 instruction cache miss rate L1 data cache miss rate L2 cache core miss rate L2 cache non-core miss rate Memory system page hit ratio Note that because these calculations make use of both the core events and the system events, we differentiate between them by a two-letter prefix: CE - Core Event SE - System Event To specify an event, this prefix is followed by the event number, as defined in the core and system manuals. For example, CE:Ref:0 refers to Core Event, Reference 0, which according to the Power PC e500 Core Family Reference Manual refers to processor cycles. SE:C0 would refer to System Event, Counter 0, which according to the device-specific reference manuals corresponds to CCB (platform) clock cycles. Note that for counter-specific events, an offset of 64 must be used when programming the field, because counter-specific events occupy the bottom 4 values of the 7-bit event fields. Freescale Semiconductor 3
4 Performance Metrics Metric Table 1. Commonly Used Performance Metrics Performance Monitor Event(s) Formula Core cycles CE:Ref1, or SE:C0 CE:Ref:1 or SE:C0 * Clock Ratio Time [processor cycles/processor frequency] Instructions cer cycle (IPC) [instructions completed/processor cycles] Instructions per packet (IPP) instructions completed/accepted frames on TSEC1 Packets per second (PPS) accepted frames on TSEC1/Time Branch miss ratio branches mispredicted/branches finished Branches per 1000 instructions (1000*branches finished/kilo instructions completed) L1 I-cache miss rate (I-cache fetch & pre-fetch miss)/instructions completed L1 D-cache miss rate D-cache miss/data micro-ops completed L2 cache core miss rate L2 D&I core miss/(l2 D&I core miss + L2 D&I core hit) L2 cache non-core miss rate L2 non-core miss/(l2 non-core miss + hit) CE:Ref:1 CE:Ref:1 CE:Ref:2 SE:Ref:36 CE:Ref:2 SE:Ref:36 CE:Ref:1 CE:Com:12 CE:Com:17 CE:Com:12 CE:Ref:2 CE:Ref:2 CE:Com:60 CE:Com:41 CE:Com:9 CE:Com:10 SE:Ref:22 SE:C2:59 SE:Ref:23 SE:C4:57 SE:Ref:24 SE:C1:54 CE:Ref:1/Processor Frequency CE:Ref:2/CE:Ref:1 CE:Ref:2/SE:Ref:36 SE:Ref:36/(CE:Ref:1/Processor Frequency) (CE:Com:12 - CE:Com17)/CE:Com: *CE:Com:12/CE:Ref:2 CE:Com:60/CE:Ref:2 CE:Com:41/(CE:Com:9 + CE:Com:10) (SE:C2L59 + SE:C4:57)/(SE:C2:59 + SE:C4:57 + SE:Ref:22 + SE:Ref:23) SE:C1:54/(SE:C1:54 + SE:Ref:24) DDR page row open table miss rate DDR read & write miss/(ddr read & write miss + hit) SE:C2 SE:C4 SE:C6 SE:C8 (SE:C2 + SE:C4)/(SE:C2 + SE:C4 + SE:C6 + SE:C8) Note that some of the events can be used in the calculation of multiple metrics. For example, CE:Ref:2 (instructions completed) is used to calculate IPC, IPP, Branches per 1k Instructions, and L1 I-cache miss rate. This is advantageous, since only a limited number of events can be captured simultaneously in the limited number of PMCs available. 4.1 Example Configuration As an example, note the calculation of the L2 cache core miss rate. This metric requires the following performance monitor events: 4 Freescale Semiconductor
5 Data Collection SE:Ref:22 - core instruction accesses to L2 that hit SE:C2:59 - core instruction accesses to L2 that miss SE:Ref:23 - core data accesses to L2 that hit SE:C4:57 - core data accesses to L2 that miss Note that these are all device-level performance monitor events that can all be run simultaneously. This example uses counters PMC2 - PMC5. // Initialize Counters *(unsigned int *) ((unsigned int) CCSB + 0xE1038) = 0x0 /*PMC2*/ *(unsigned int *) ((unsigned int) CCSB + 0xE1048) = 0x0 /*PMC3*/ *(unsigned int *) ((unsigned int) CCSB + 0xE1058) = 0x0 /*PMC4*/ *(unsigned int *) ((unsigned int) CCSB + 0xE1068) = 0x0 /*PMC5*/ // Initialize Global Control Register *(unsigned int *) ((unsigned int) CCSB + 0xE1000) = 0x /*PMGC0*/ // Initialize Local Control Registers *(unsigned int *) ((unsigned int) CCSB + 0xE1030) = 0x007B0000 /*PMLCa2*/ *(unsigned int *) ((unsigned int) CCSB + 0xE1040) = 0x /*PMLCa3*/ *(unsigned int *) ((unsigned int) CCSB + 0xE1050) = 0x /*PMLCa4*/ *(unsigned int *) ((unsigned int) CCSB + 0xE1060) = 0x /*PMLCa5*/ // Start Global Control Register *(unsigned int *) ((unsigned int) CCSB + 0xE1000) = 0x /*PMGC0*/ The above code shows a sequence for initializing counters PMC2-PMC5 to zero, then setting up the local control registers to count the events required for the metric previously mentioned. The global control register is then set to 0x0, which will start the counting. Note that because the events counted by C2 and C4 are counter-specific events, they are offset by 64. When the software task is finished, the counters can be halted by the global control register, and results may be read from the relevant counters. 5 Data Collection The core performance monitor has four 32-bit PMCs for capturing core events. The system performance monitor has eight 32-bit PMCs for capturing system events and one 64-bit PMC exclusively dedicated for capturing the CCB clock cycles. Collectively, these counters allow the capture of four core events, eight system events, and the CCB clock cycles simultaneously. Collecting data from various events simultaneously makes the captured events almost perfectly correlated, as they are collected under the Freescale Semiconductor 5
6 Data Collection identical system parameters. However, it is sometimes desirable to capture more events than there are PMCs. For example, Table 2 lists all the events necessary to calculate the full list of metrics from Table 1. Table 2. Events Necessary for Data Collection of Common Metrics Core Event CE:Ref:2 CE:Com:12 CE:Com:17 CE:Com:68 CE:Com:9 CE:Com:10 CE:Com:41 System Event SE:C0 SE:Ref:36 SE:Ref:22 SE:Ref:23 SE:Ref:24 SE:C1:54 SE:C2:59 SE:C4:57 SE:C2 SE:C4 SE:C6 SE:C8 6 Freescale Semiconductor
7 Data Collection To capture all of these events, data collection must be broken up into two separate runs, which cover all of the required core and system events. Figure 1 shows the multi-run coverage of data necessary for common metrics. Core Event System Event Run #1 SE:C0 CE:Ref:2 SE:Ref:36 CE:Ref:2 Chain SE:C2 CE:Com:12 SE:C4 CE:Com:17 SE:C6 SE:C8 Run #2 Core Event CE:Com:68 CE:Com:9 CE:Com:10 CE:Com:41 System Event SE:C0 SE:Ref:22 SE:Ref:23 SE:Ref:24 SE:C1:54 SE:C2:59 SE:C4:57 Figure 1. Multi-Run Coverage of Data Necessary for Common Metrics To normalize the data collected over successive runs, one event should be chosen for inclusion in all runs. The 64-bit PMC0, CCB clock cycle event is the best candidate for this baseline event. However, for results to be comparable, and for the data correlation to be meaningful, the experiment needs to be repeatable in a strict sense. The experiment may have strong dependencies on the application. It is important to understand the system impact of turning on the performance counters to ensure that they do not have adverse affects on the system. 5.1 Core Clock Cycles There are two available methods for obtaining the core clock cycles. They may be measured directly, using the core event CE:Ref:1, or calculated using the system event SE:C0, CCB clock cycles. Multiplying the number of CCB clock cycles by the ratio between the CCB clock and the core clock results in the number of core clock cycles. Although this measurement is not as exact as CE:Ref:1, it is within plus/minus Ratio number of clocks. The deviation is minute in comparison to the number of clocks captured during a typical experiment. Freescale Semiconductor 7
8 Data Collection Timestamping SE:C0 starts running with board power-up. It is 64 bits wide and counts CCB clock cycles. Even if nothing else is initialized in the PMON, SE:C0 can act as a system timer, which is one way for the performance monitors to obtain a timestamp. 5.2 Chaining Counters Some counters may need to be chained in order to avoid a wraparound, or exception. From the list of counters used in Table 1, the only counters likely to go over the 32-bit limit are CE:Ref:1 and CE:Ref:2. Counter-chaining is implemented in hardware and introduces no additional overhead other than the use of an additional PMC for each chaining occurrence. Chaining is configured by specifying an event for one PMC to be the chaining event corresponding to the counter which is expected to overflow. Events CE:Com:82 through CE:Com:85 and SE:Ref:1 through SE:Ref:9 are used for counter-chaining. In the example shown in Figure 1, the CE:Ref:2 chain is one of the core PMCs reserved for chaining of the CE:Ref:2. In this example, the chaining is carried out by configuring PMLCa0[EVENT]=83 PMLCa1[EVENT]=2 In this manner, a 64-bit counter for CE:Ref:2 is created. The total number of instructions completed can be interpreted as: 5.3 Burstiness Eqn. 1 The system performance monitor counters include a burstiness counting feature to aid in characterizing events that occur in rapid succession followed by a relatively long pause. Event bursts are defined in the corresponding counter s PMLCAn register by size, granularity, and distance. 5.4 Inaccuracies There are inherent inaccuracies in performance monitor measurements due to the time lag between enabling/disabling the core and system counters. This time lag can be relatively closely approximated and taken into account, if deemed to be significant. However, for the most part, the running length of the tests is sufficient to make this overhead insignificant Cross Triggering PMC PMC1 = InstructionsCompleted A system counter can be used to start and stop counting based on another counter's change. This feature excludes core counters and is limited to systems counters only. For example, SE:0 (CCB clock cycles) can be started by counter 1 (SE:1) and stopped by counter 2 (SE:2). It is possible to configure SE:1 to count an inbound packet accepted on SRIO and SE:2 to count 8 Freescale Semiconductor
9 Examples an outbound packet sent to SRIO. Upon sending a read request over SRIO, the inbound packet starts SE:0, and the outbound response stops SE:0. The result in SE:0 indicates the system s SRIO read-completion latency. This method is applicable to the cases where inaccuracies due to enabling and disabling performance monitors are not tolerated and precise event counts are needed Sampling Sampling of counters can be done periodically, at the start and stop of an application, based on a timer, or even based on a system or core event. To sample based on a core event, first initialize Counter A to a negative value (i.e. minus 10000). It can be configured so that upon counting upwards to 0, it generates an interrupt to freeze all counters, collect them, and reset Counter A to collect another set of statistics, at periodicity. Any event may be assigned to the Counter A. Common choices include packet count, number of instructions executed, or number of SRIO packets transmitted. The number of CCB cycles may be used as a counter in order to periodically sample data every x CCB cycles (x*1/mhz seconds) Debugger The CCB platform counter, SE:C0, will continue to increment even if the core is halted by a debugger. Carefully consider the implications of this when sampling counters during debugging. 6 Examples The metrics listed in Section 4, Performance Metrics, are generic, applying to a vast majority of applications. However, some metrics are more applicable to certain applications than others. This section lists a few sample design considerations, relative metrics, and performance evaluations. The data collection for this section was performed on an MPC8560 ADS running a proprietary code segment that has both a compute and data component to it. The code runs out of DDR memory and touches data in both DDR and SDRAM on the local bus controller (LBC). 6.1 Example: Cache Performance Utilizing the core and system performance monitors, it is possible to analyze cache performance and compare cache hit ratios with system architectural predictions. On the PowerQUICC III it is possible to tune the L2 cache to handle solely instructions or solely data, which has the potential to boost performance on certain applications as well. Freescale Semiconductor 9
10 Examples L2 & BPU enabled L2 enabled L2 Disabled Caches Disabled Instructions Completed Ce:Ref:2 1473f f f f03 Core Cycles Ce:Ref:1 11e73d8 1425a5e 145d091 c236a2d Instruction L1 cache reloads CE:Com:60 3f 4aa 4aa 0 Data L1 cache reloads CE:Com:41 351a Loads Completed CE:Com:9 2f5588 2f5588 2f Stores Completed CE:Com:10 17a750 17a750 17a750 0 Instr Accesses to L2 that hit SE:ref:22 (0x Instr to L2 that miss SE:2:59 (0x7b 3f 3d 0 0 Data Accesses to L2 that hit SE:ref:23 (0x1 2ed1 2ed3 0 0 Data to L2 that miss SE:4:57 (0x d 0 0 L1 Instruction Miss Ratio E E E-05 0 L1 Data Miss Ratio #DIV/0! L2 Miss Ratio #DIV/0! #DIV/0! Total Miss Ratio #DIV/0! #DIV/0! Total Hit Ratio % % #DIV/0! #DIV/0! Core Cycles (decimal) 18,772,952 21,125,726 21,352, ,647,533 IPC E E E E-01 Figure 2. Cache Example The code used for this example is compiled with -O2 optimizations. As shown in Figure 2, it consists of a constant number of instructions executed, 0x0147_3F03 instructions. Based on the total time it takes to execute the application, a comparison can easily be made between caches disabled (at the far right), only L1 caches enabled, L1 and L2 caches enabled, and L1, L2 caches, and Branch Prediction Unit (BPU) enabled. Due to the limited number of core performance counters, it is necessary to run through the application twice (for each scenario, for a total of 8 times) to collect all data represented in Figure 2. Through analysis such as this, it is possible to tune L2 cache usage as data-only cache, instruction-only cache, or unified cache. 6.2 Example: Branch Prediction As seen in Figure 2, enabling branch prediction can significantly increase performance. In this application, it brought down the total number of cycles and increased IPC. It is possible to collect more information about the BTB. Instructions Completed Ce:Ref:2 1473f09 Branches finished Ce:Com:12 73cd6 Branch Hits Ce:COM:17 73cbf Branch Miss Rate % Figure 3. BPU Miss Rate This example uses the same code as the example in Section 6.1, Example: Cache Performance. L1 and L2 caches are enabled, as is the BPU. By collecting data on branches finished and branch hits, it is possible to calculate a branch miss rate for this particular application. 6.3 Example: DDR Performance It may be desirable to determine the performance of the DDR controller and possibly optimize parameters. This example illustrates the impact of tweaking the BSTOPRE field. 10 Freescale Semiconductor
11 Examples Figure 4. DDR Page Hit Rate with Varying BSTOPRE The code for this example is the same as the code run in the previous two examples. Branch prediction is turned off and L2 Caches and BSTOPRE are varied. In this example, note that increasing BSTOPRE, or keeping pages open longer, directly affects the overall DDR page hit rate, and in turn lowers the number of clock cycles needed to run through this application. Also note that the core-to-ccb ratio is 4:1 in this system, so even though the difference in platform clock cycles seems insignificant between BSTOPRE=0xFF and BSTOPRE=0x3FF, the number of different core cycles is four times the number shown in Figure 4, or 224 core clock cycles. 6.4 I/O and Compute-Bound Systems Analysis of the performance monitors may be useful in determining if a system is I/O- or compute-bound. I/O-bound may imply I/O to the core and force a stall while waiting for data. However, interfaces may also become saturated without core involvement. The MPC8560, for example, may act as a RapidIO to PCI-X bridge, without core intervention. In this case, the CCB or DDR, or high speed interfaces could become system bottlenecks. If the I/O port usage is unknown, it is possible to capture data about ECM transactions. This can be accomplished in two passes, each utilizing all eight system counters. Platform Clock Cycles ECM total dispatch ECM dispatch from core ECM dispatch from TSEC1 ECM dispatch from TSEC2 ECM dispatch from RIO ECM dispatch from PCI ECM dispatch from DMA SE:R:0 SE:R:15 SE:C1:16 SE:C3:19 SE:C4:21 SE:C5:17 SE:C6:17 CSE:C7:14 Figure 5. Pass1 - ECM Dispatch Source Freescale Semiconductor 11
12 Examples Platform Clock Cycles ECM total dispatch ECM dispatch to DDR ECM dispatch to L2/SRAM ECM dispatch to LBC ECM dispatch to RIO ECM dispatch to PCI SE:R:0 SE:R:15 SE:C4:22 SE:C5:18 SE:C6:18 SE:C7:15 SE:C8:15 Figure 6. Pass2 - ECM Dispatch Destination With the data collected from these two passes, it is possible to determine which interface is a potential bottleneck. The data collected in Figure 7 is based upon the same code execution as in the previous examples. I/O interfaces such as TSEC, RIO, PCI are not used. Through use of the ECM performance monitor events, it is possible to determine if a system is compute- or memory-bound. L2 Disabled L2 Disabled LBC SDRAM CI All Cacheable Platform Clock Cycles SE:R:0 27,279, ,679, ECM dispatch from core SE:C1:16 538, , Cycles Read or write transfers DDR SE:R:11 104, , Cycles read SDRAM SE:C3:57 17,404, , ECM dispatch to DDR SE:C4:22 26, , ECM total dispatch SE:R:15 538, , ECM dispatch to LBC SE:C6:18 512, ECM dispatch to DDR 4.86% 99.72% ECM dispatch to LBC 95.14% 0.27% Cycles Reading LBC SDRAM 63.80% 0.04% Cycles Read/Wr DDR 0.38% 0.99% Figure 7. Platform Cycles Spent Reading/Writing Figure 7 shows data collected in two successive program runs; the MMU in the first run has the LBC marked as cache-inhibited whereas the second allows for cacheable accesses to the LBC. The first run shows a very high percentage (95.14%) of dispatches to the LBC. These result in a very high percentage of platform clock cycles spent reading SDRAM located on the local bus. In this scenario, the system is bus-bound. In the second run, the LBC is cacheable and the number of ECM dispatches has dropped dramatically. Because the percentage of cycles spent reading/writing DDR or the LBC is so low (1.03%), the system in this scenario is compute-bound. To ensure accuracy of these claims, cycles writing to LBC SDRAM (counter SE:C6:55) may be added to the metrics sampled. However, this would require two samples per run, since both this metric and ECM dispatches to LBC are counter-specific to C6. The code executed in these examples is previously known to read only from LBC SDRAM, so this step is not necessary for the purposes of this example. 12 Freescale Semiconductor
13 Data Presentation 7 Data Presentation The presentation of the data obtained is an important step in the performance evaluation of a system. Graphical charts, such as Kiviat charts (known as radar plots in Excel) and Gantt charts, aid in the understanding of performance evaluation results. Charts such as these enable readers to quickly grasp details and compare the performance of one system over another. Kiviat graphs are visual devices that allow for quick identification of performance problems. Typically, an even number of metrics is used. Half of the metrics should be higher-bound metrics, meaning a higher value of the metric is considered better and the other half should be lower-bound metrics, where a lower value is considered better. These higher-bound and lower-bound metrics are plotted along alternate radial lines in the Kiviat graph. For example, the following might be plotted: CPU efficiency (higher bounds) Since the e500 is capable of completing 2 instructions per cycle (plus one branch), this metric would be equivalent of 2 minus IPC. Cycles read/write to DDR (lower bounds) Cache hit ratio (higher bounds) Branch miss rate (lower bounds) Overall DDR page hit rate (higher bounds) Cycles reading LBC SDRAM (higher bounds) Packets per second TSEC1 (lower bounds) L2 non-core miss rate (higher bounds) Freescale Semiconductor 13
14 Data Presentation Figure 8 shows a Kiviat graph for an unbalanced system. L2 Non-Core Miss Rate Packets Per Second TSEC1 CPU Efficiency % % % % % 0.000% Cycles Read/Wr DDR Cache Hit Ratio Cycles Reading LBC SDRAM Branch Miss Rate Overall DDR Page Hit Rate Figure 8. Kiviat Graph for Unbalanced System 14 Freescale Semiconductor
15 A balanced system should be star-shaped. Figure 9 shows a Kiviat graph for a balanced system. Revision History CPU Efficiency % L2 Non-Core Miss Rate Packets Per Second TSEC % % % % 0.000% Cycles Read/Wr DDR Cache Hit Ratio Cycles Reading LBC SDRAM Branch Miss Rate Overall DDR Page Hit Rate Figure 9. Kiviat Graph for Balanced System It is easy to compare the operation of the two systems represented by Figure 8 and Figure 9. Figure 8 shows an unbalanced system. It is apparent that a significant amount of time is being spent reading from the LBC. This correlates to the data collected previously in Figure 7, in which the cache was disabled for the LBC, making it easy to identify that problem. Figure 9 is an example correlating to the corrected system, with cache enabled for the LBC. This system appears balanced, as its plot looks more star-shaped. 8 Revision History Table 3 provides a revision history for this application note. Table 3. Document Revision History Rev. Number Date Substantive Change(s) 2 03/2014 Added new Figure /06/2008 In Table 1, corrected formula of the L1 I-cach miss rate from CE:Com:68/CE:Ref:2 to CE:Com:60/CE:Ref:2. Fixed table formatting. Freescale Semiconductor 15
16 How to Reach Us: Home Page: freescale.com Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customer s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions. Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org Freescale Semiconductor, Inc. Document Number: AN3636 Rev. 2 03/2014
Differences Between P4080 Rev. 2 and P4080 Rev. 3
Freescale Semiconductor Application Note Document Number: AN4584 Rev. 1, 08/2014 Differences Between P4080 Rev. 2 and P4080 Rev. 3 About this document This document describes the differences between P4080
More informationGeneral C Functions for the etpu Covers the MCF523x, MPC5500, MPC5600, MPC5700, MPX40 and all etpu-equipped Devices
Freescale Semiconductor Document Number: AN2864 Application Note Rev. 2, 09/2015 General C Functions for the etpu Covers the MCF523x, MPC5500, MPC5600, MPC5700, MPX40 and all etpu-equipped Devices by:
More informationi.mx 6Solo/6DualLite Product Lifetime Usage Estimates
Freescale Semiconductor, Inc. Application Note Document Number: AN4725 Rev. 2, 02/2015 i.mx 6Solo/6DualLite Product Lifetime Usage Estimates This document describes the estimated product lifetimes for
More informationUsing DMA for Pulse Counting on S32K
Freescale Semiconductor, Inc. Document Number: AN5258 Application Note Rev. 0, 02/2016 Using DMA for Pulse Counting on S32K 1. Introduction This application note describes pulse counting on the S32K product
More informationDDR Validation Tool Getting Started Guide
DDR Validation Tool Getting Started Guide Document Number: QCVSDDRVGETSTARTUG Rev 4.1, 10/2014 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Getting Started with DDR Validation
More informationFRDM-K64F Board Errata
Freescale Semiconductor, Inc. Document Number: FRDMK64F_ERRATA Board Errata Rev. 2.0, 06/2014 FRDM-K64F Board Errata by: Freescale Semiconductor, Inc. 2014 Freescale Semiconductor, Inc. 1 Errata Title:
More informationAdding a run control interface into an existing CodeWarrior for MCU v10.x project
Freescale Semiconductor Document Number:AN4902 Application Note Rev 03/2014 Adding a run control interface into an existing CodeWarrior for MCU v10.x project 1 Introduction There are two ways to add a
More informationGetting Started with Freescale MQX RTOS for Kinetis SDK and MDK-ARM Keil
Freescale Semiconductor, Inc. Document Number: KSDKGSKEILUG User s Guide Rev. 1, 04/2015 Getting Started with Freescale MQX RTOS for Kinetis SDK and MDK-ARM Keil µvision5 1 Read Me First This document
More informationAIOP Task Aware Debug
Freescale Semiconductor Document Number: AN5044 Application Note Rev. 05/2015 AIOP Task Aware Debug 1 Introduction This document describes the how to debug the AIOP tasks. It also describes the AIOP task
More informationHVP-KV10Z32 User s Guide
Freescale Semiconductor, Inc. User s Guide Document Number: HVPKV10Z32UG Rev. 0, 12/2014 HVP-KV10Z32 User s Guide by: Ivan Lovas 1 High voltage controller card HVP-KV10Z32 This document supports the HVP-MC3PH
More informationPMSM Field-Oriented Control Using MC56F84789 DSC With Encoders Demo Guide
Freescale Semiconductor Document Number: PMSMUG User Guide Rev. 0, 06/2013 PMSM Field-Oriented Control Using MC56F84789 DSC With Encoders Demo Guide by: Pavel Rech 1 Introduction The application described
More informationGenerating a Quick and Controlled Waveform With the DAC
Freescale Semiconductor Document Number: AN4978 Application Note Rev 0, 08/2014 Generating a Quick and Controlled Waveform With the DAC by: Arpita Agarwal 1 Overview This application note describes how
More informationEmulating Dual SPI Using FlexIO
Freescale Semiconductor, Inc. Document Number: AN5242 Application Note Rev. 0, 01/2016 Emulating Dual SPI Using FlexIO 1. Introduction This application note discusses one example of how to use FlexIO module
More informationGetting Started with Freescale MQX RTOS for Kinetis SDK and Kinetis Design Studio IDE
Freescale Semiconductor, Inc. Document Number: KSDKGSKDSUG User s Guide Rev. 1, 04/2015 Getting Started with Freescale MQX RTOS for Kinetis SDK and Kinetis Design Studio IDE 1 Overview This section describes
More informationWorking around ERR7026 according to application needs
Freescale Semiconductor Document Number: EB795 Engineering Bulletin Rev. 0, 08/2013 Working around ERR7026 according to application needs by: Automotive and Industrial Solutions Group 1 Introduction This
More informationUsing the MPC5777M MCAN Module to Exchange CAN FD Messages
Freescale Semiconductor Document Number: AN5045 Application Note Rev. 0, 11/2014 Using the MPC5777M MCAN Module to Exchange CAN FD Messages by: Graham Rice 1 Introduction A CAN network (Controller Area
More informationi.mx 6 Android JB 4.3_1.1.1 Patch Release Notes
Freescale Semiconductor, Inc. Document Number: IMX6JBPATCHRN Release Notes Rev. JB 4.3_1.1.1, 10/2014 i.mx 6 Android JB 4.3_1.1.1 Patch Release Notes 1 Overview This patch release is based on the i.mx
More informationi.mx 6ULL Product Usage Lifetime Estimates
NXP Semiconductors Document Number: AN5337 Application Note Rev. 1, 03/2017 i.mx 6ULL Product Usage Lifetime Estimates 1. Introduction This document describes the estimated product lifetimes for the i.mx
More informationi.mx 6UltraLite Product Usage Lifetime Estimates
NXP Semiconductors Document Number: AN5198 Application Notes Rev. 2, 08/2016 i.mx 6UltraLite Product Usage Lifetime Estimates 1. Introduction This document describes the estimated product lifetimes for
More informationMQX RTOS Release Notes for Kinetis SDK v1.2.0 for KL33Z64 for FRDM-KL43Z Freescale Freedom Development Platform
Freescale Semiconductor Document Number: MQXKSDK120KL33RN Release Notes Rev. 0, 4/2015 MQX RTOS Release Notes for Kinetis SDK v1.2.0 for KL33Z64 for FRDM-KL43Z Freescale Freedom Development Platform 1
More informationSingle Chip Module (SCM) Package-on- Package (PoP) Assembly Guide
Freescale Semiconductor, Inc. Document Number: AN5247 Application Notes Rev. 0, 01/2016 Single Chip Module (SCM) Package-on- Package (PoP) Assembly Guide 1. Introduction Freescale Single Chip Modules (SCM)
More informationP1010RDB-PB Quick Start Guide
Freescale Semiconductor P1010RDB-PB Quick Start Guide Document Number: P1010RDBPBQS Rev. 0, 10/2013 P1010RDB-PB Quick Start Guide 1 Introduction to P1010RDB-PB This quick start guide applies to boards
More informationFreedom FRDM-MC-LVBLDC Development Platform User s Guide
Freescale Semiconductor, Inc. Document Number: FRDMLVBLDCUG User's Guide 0, 02/2016 Freedom FRDM-MC-LVBLDC Development Platform User s Guide 1. Introduction The Freedom development platform is a set of
More informationUnderstanding S08P Internal Clock Source
Freescale Semiconductor Application Note Document Number: AN4763 Rev. 0, 8/2013 Understanding S08P Internal Clock Source By: William Jiang 1 Introduction The S08P family integrates an internal clock source
More informationFreescale MKW40Z IEEE Software Quick Start Guide
Freescale Semiconductor, Inc. Document Number: MKW40Z802154SW523QSG User's Guide Rev. 0, 09/2015 Freescale MKW40Z IEEE 802.15.4 Software Quick Start Guide This document is a brief presentation of the Freescale
More informationBuilding U-Boot in CodeWarrior ARMv8
NXP Semiconductors Document Number: AN5347 Application Note Rev. 0, 10/2016 Building U-Boot in CodeWarrior ARMv8 1 Introduction This application note defines guidelines for configuring CodeWarrior for
More informationHVP-KV31F120M User s Guide
Freescale Semiconductor, Inc. User s Guide Document Number: HVPKV31F120MUG Rev. 0, 12/2014 HVP-KV31F120M User s Guide by: Ivan Lovas 1 High voltage controller card HVP-KV31F120M This document supports
More informationProcessor Expert Software for i.mx Processors Version 1.0
Release Notes Processor Expert Software for i.mx Processors Version 1.0 1 Overview Processor Expert Software for i.mx processors is a suite of configuration tools for i.mx family processors. This file
More informationTWR-KV10Z32 Sample Code Guide for CodeWarrior Board configuration, software, and development tools
Freescale Semiconductor User s Guide Doc Number: TWRKV10Z32CWUG Rev. 0.1, 01/2014 TWR-KV10Z32 Sample Code Guide for CodeWarrior Board configuration, software, and development tools by Freescale Semiconductor,
More informationIntelligent Sensing Framework 2.1 for Kinetis Errata Sheet
Document Number: ISF2P1_KINETIS_ER ERRATA SHEET Rev. 1, 4/2015 Intelligent Sensing Framework 2.1 for Kinetis Errata Sheet The following errata sheet covers changes to the Freescale Intelligent Sensing
More informationMMPF0100 Errata for Mask 1N47F and 1N18J
Freescale Semiconductor Errata (or Chip Errata) Document Number: MMER Rev. 5.0, 4/2014 MM Errata for Mask 1N47F and 1N18J Introduction Device Revision Identification This errata document applies to the
More informationMQX RTOS Release Notes for Kinetis SDK FRDM- KV10Z Freescale Freedom Development Platform
Freescale Semiconductor Document Number: MQXKSDK120KV10RN Release Notes Rev. 0, MQX RTOS Release Notes for Kinetis SDK 1.2.0 FRDM- KV10Z Freescale Freedom Development Platform 1 Overview These are the
More informationTWR-KV10Z32 Sample Code Guide for IAR Board configuration, software, and development tools
Freescale Semiconductor User s Guide Doc Number: TWRKV10Z32IARUG Rev. 0.1, 01/2014 TWR-KV10Z32 Sample Code Guide for IAR Board configuration, software, and development tools by Freescale Semiconductor,
More informationUsing an FFT on the Sigma-Delta ADCs
Freescale Semiconductor Application Note Documents Number: AN4847 Rev.0, 12/2013 Using an FFT on the Sigma-Delta ADCs by: Luděk Šlosarčík 1 Introduction This application note deals with two topics in digital
More informationCollecting Linux Trace without using CodeWarrior
Freescale Semiconductor Application Note Document Number: AN5001 Collecting Linux Trace without using CodeWarrior 1. Introduction This document guides you how to collect Linux trace directly from QDS or
More informationUsing an External GCC Toolchain with CodeWarrior for Power Architecture
Freescale Semiconductor Application Note Document Number: AN5277 Using an External GCC Toolchain with CodeWarrior for Power Architecture 1. Introduction This document explains how to use an external GNU
More informationFreescale Semiconductor Data Sheet: Technical Data
Freescale Semiconductor Data Sheet: Technical Data High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and
More informationThree-Phase Power Meter Hardware Design Reference Manual
Freescale Semiconductor, Inc. Document Number: DRM146 Design Reference Manual Rev. 0, 03/2014 Three-Phase Power Meter Hardware Design Reference Manual by: Albert Chen and Shawn Shi 1 Overview Freescale
More informationGetting Started with the MCU Flashloader
NXP Semiconductors Document Number: MBOOTFLASHGS User's Guide Rev 3, 05/2018 Getting Started with the MCU Flashloader Contents Contents Chapter 1 Introduction...3 Chapter 2 Overview...4 2.1 MCU flashloader...4
More informationi.mxrt1050 Product Lifetime Usage Estimates
NXP Semiconductors Document Number: AN12170 Application Note Rev. 0, 04/2018 i.mxrt1050 Product Lifetime Usage Estimates 1. Introduction This document describes the estimated product lifetimes for the
More informationHow to setup pre-build steps in CodeWarrior for Microcontrollers v10.x
Freescale Semiconductor Application Note Document Number: AN4910 How to setup pre-build steps in CodeWarrior for Microcontrollers v10.x 1. Introduction This document outlines the steps for setting up userdefined
More informationEmulating I2C Bus Master by using FlexIO
Freescale Semiconductor, Inc. Document Number: AN5133 Application Notes Rev. 0, 06/2015 Emulating I2C Bus Master by using FlexIO 1. Introduction This application note lists the steps to use the FlexIO
More informationMPXHZ6130A, 15 to 130 kpa, Absolute, Integrated Pressure Sensor
Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 1.2, 06/2015, 15 to 130 kpa, Absolute, Integrated Pressure Sensor The series sensor integrates on-chip, bipolar op amp circuitry
More informationWatt Saver Software Component (WSC)
Freescale Semiconductor Document Number:WSSCUG User Guide Rev 1, 10/2013 Watt Saver Software Component (WSC) 1 Introduction This document describes the basic steps for getting started with the Watt Saver
More informationGetting Started with Freescale MQX RTOS for Kinetis SDK and ARM GCC
Freescale Semiconductor, Inc. Document Number: KSDKGSARMGCCUG User s Guide Rev. 1, 04/2015 Getting Started with Freescale MQX RTOS for Kinetis SDK and ARM GCC 1 Overview This section describes the steps
More informationHVP-MC56F82748 User s Guide
Freescale Semiconductor, Inc. User s Guide Document Number: HVPMC56F82748UG Rev. 0, 12/2014 HVP-MC56F82748 User s Guide by: Ivan Lovas 1 High voltage controller cards overview This document supports the
More informationi.mx 7 Dual/Solo Product Lifetime Usage
NXP Semiconductors Document Number: AN5334 Application Note Rev. 1, 05/2017 i.mx 7 Dual/Solo Product Lifetime Usage 1. Introduction This document describes the estimated product lifetimes for the i.mx
More informationLoad Position-Independent Code (PIC) on a Kinetis Platform Using the IAR EWARM Compiler
Freescale Semiconductor, Inc. Document Number: AN5163 Application Note Load Position-Independent Code (PIC) on a Kinetis Platform Using the IAR EWARM Compiler 1. Introduction This document provides guidance
More informationOpenSDA on TWR-KW2x. User s Guide Rev 1.1
OpenSDA on TWR-KW2x User s Guide 2013 Rev 1.1 Freescale, Inc. TKW2x_OSDAUG Table of Contents 1 Overview...3 1.1 OpenSDA Hardware...4 1.2 OpenSDA Software...4 1.2.1 MSD Bootloader...4 1.2.2 P&E Debug Application...5
More informationMask Set Errata for Mask 2N27B
Freescale Semiconductor COLDFIREPLUS_2N27B Mask Set Errata Rev 29 JUL 2013 Mask Set Errata for Mask 2N27B Introduction This report applies to mask 2N27B for these products: COLDFIREPLUS Errata ID Errata
More informationCodeWarrior Development Studio for StarCore 3900FP DSP v SP3 Release Notes
Freescale Semiconductor Document Number: CW_SC_3900FP_v10.8.3 SP3 Release Notes Rev. 1.0, 11/2015 CodeWarrior Development Studio for StarCore 3900FP DSP v10.8.3 SP3 Release Notes Release Description ServicePack3
More informationCodeWarrior Development Studio Processor Expert RTOS Adapter User Guide
CodeWarrior Development Studio Processor Expert RTOS Adapter User Guide Document Number: CWPEXRTUG Rev 10.6, 02/2014 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Introduction
More informationMP3V5050V, -50 to 0 kpa, Gauge Pressure Sensor
Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 3.0, 09/2015, -50 to 0 kpa, Gauge Pressure Sensor The piezoresistive transducer is a state-of-the-art, monolithic, signal conditioned,
More informationTWR-LS1021A Getting Started
Freescale Semiconductor Getting Started Document Number: TWR-LS1021AGS Rev. 0, 09/2014 TWR-LS1021A Getting Started 1 Introduction This document explains how to connect the QorIQ LS1021A Tower System Module
More informationKinetis Bootloader to Update Multiple Devices in a Field Bus Network
Freescale Semiconductor, Inc. Document Number: AN5204 Application Note Rev. 0, 01/2016 Kinetis Bootloader to Update Multiple Devices in a Field Bus Network 1. Introduction This application note describes
More informationMPXH6300A, 20 to 300 kpa, Absolute, Integrated, Pressure Sensor
Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 6.0, 09/2015, 20 to 300 kpa, Absolute, Integrated, Pressure Sensor Freescale's series sensor integrates on-chip, bipolar op amp
More informationKinetis USB-KW41Z Wireless Protocol Sniffer Quick Start Guide
NXP Semiconductors Document Number: MKW41ZSNIFFERQSG User's Guide Rev. 2, 09/2016 Kinetis USB-KW41Z Wireless Protocol Sniffer Quick Start Guide This document describes the usage of the USB- KW41Z evaluation
More informationKinetis Updater User's Guide
Freescale Semiconductor Document Number: KUPDTRUG User's Guide Rev. 1, 07/2015 Kinetis Updater User's Guide 1 Introduction The Kinetis Updater is a Windows OS application used to write user application
More informationORDERING INFORMATION # of Ports Pressure Type Device Name
Freescale Semiconductor Data Sheet: Technical Data High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and
More informationPCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite
Freescale Semiconductor Document Number: AN4784 Rev. 0, 10/2013 PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite This document provides a description of procedures, tools, and criteria
More informationComponent Development Environment Getting Started Guide
Component Development Environment Getting Started Guide Document Number: CDEGS Rev 02/2014 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Introduction 1.1 Overview...5 1.2
More informationfor Freescale MPC55xx/MPC56xx Microcontrollers V2.10 Quick Start
for Freescale MPC55xx/MPC56xx Microcontrollers V2.10 Quick Start CodeWarrior Development Studio for MPC55xx/MPC56xx Microcontrollers, version 2.xx Quick Start SYSTEM REQUIREMENTS Hardware Operating System
More informationSmart Plug Software Design Reference Manual
NXP Semiconductors Document Number: DRM158 Design Reference Manual Rev. 0, 03/2017 Smart Plug Software Design Reference Manual 1. Introduction This design reference manual describes a solution for a smart
More informationNew VLE Instructions for Improving Interrupt Handler Efficiency Robert Moran Applications Engineer Microcontroller Solutions Group
Freescale Semiconductor Engineering Bulletin Document Number: EB696 Rev. 0, 07/2008 New VLE Instructions for Improving Interrupt Handler Efficiency by: Robert Moran Applications Engineer Microcontroller
More informationMAG3110 Frequently Asked Questions
Freescale Semiconductor Frequently Asked Questions Document Number: Rev 1, 05/2012 MAG3110 Frequently Asked Questions Applications Collateral for the MAG3110 to Aid Customer Questions Data Sheet, Fact
More informationUsing FCCU on MPC5744P
NXP Semiconductors Document Number: AN5284 Application Note Rev. 0, 05/2016 Using FCCU on MPC5744P By: Peter Vlna 1. Introduction This document describes the configuration, restrictions, principles, and
More informationUsing the Xtrinsic FXLS8471CQ Transient-Acceleration Function
Freescale Semiconductor Document Number: AN4693 Application Note Rev. 0, 11/2012 Using the Xtrinsic FXLS8471CQ Transient-Acceleration Function by: Talat Ozyagcilar Applications Engineer 1 Introduction
More informationFreescale MQX USB Stack for TWR-K24F120M GA User s Guide
Freescale Semiconductor Document Number: USBTWRK24F120MUG User s Guide Rev. 1.0, 08/2014 Freescale MQX USB Stack for TWR-K24F120M GA User s Guide 1 Read Me First This document describes how to compile
More informationTWR-LS1021A Getting Started
Freescale Semiconductor Getting Started Document Number: TWR-LS1021AGS Rev. 3, 10/2015 TWR-LS1021A Getting Started 1 Introduction This document describes how to connect the QorIQ LS1021A Tower System Module
More informationUtilizing Extra FC Credits for PCI Express Inbound Posted Memory Write Transactions in PowerQUICC III Devices
Freescale Semiconductor Application Note Document Number: AN3781 Rev. 0, 06/2009 Utilizing Extra FC Credits for PCI Express Inbound Posted Memory Write Transactions in PowerQUICC III Devices This application
More informationQCVS Frame Distributor Wizard User Guide
QCVS Frame Distributor Wizard User Guide Document Number: QCVSFDWUG Rev. 4.3, 07/2015 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Frame Distributor Wizard 1.1 Introduction...5
More informationMigrating from the MPC852T to the MPC875
Freescale Semiconductor Application Note Document Number: AN2584 Rev. 1, 1/2007 Migrating from the MPC852T to the MPC875 by Ned Reinhold NCSD Applications Freescale Semiconductor, Inc. Austin, TX This
More informationS12VR Hardware Design. Guidelines. 1 Introduction. 2 Hardware Design. Guidelines. 2.1 Voltage regulator. Freescale Semiconductor
Freescale Semiconductor Document Number: AN4643 Application Note Rev 1, 10/2013 S12VR Hardware Design Guidelines by: Carlos Aceff 1 Introduction This document lists the required external components and
More informationCE PSoC 4: Time-Stamped ADC Data Transfer Using DMA
CE97091- PSoC 4: Time-Stamped ADC Data Transfer Using DMA Objective This code example uses a DMA channel with two descriptors to implement a time-stamped ADC data transfer. It uses the Watch Dog Timer
More informationMAC57D5xx Start-Up Sequence
Freescale Semiconductor Document Number: AN5285 Application Note Rev. 0, 05/2016 MAC57D5xx Start-Up Sequence by: Manuel Rodriguez 1 Introduction The MAC57D5xx family is the next generation platform of
More informationSupport for IEEE 1588 Protocol in PowerQUICC and QorIQ Processors
Freescale Semiconductor Application Note Document Number: AN3423 Rev. 0, 09/2010 Support for IEEE 1588 Protocol in PowerQUICC and QorIQ Processors by Networking and Multimedia Group Freescale Semiconductor,
More informationKinetis SDK Freescale Freedom FRDM-KL03Z Platform User s Guide
Freescale Semiconductor, Inc. KSDKKL03UG User s Guide Rev. 1.0.0, 09/2014 Kinetis SDK Freescale Freedom FRDM-KL03Z Platform User s Guide 1 Introduction This document describes the hardware and software
More informationIntegrate TWR-EPD Software with MQX RTOS Based on the TWR-K21F120M Platform
Freescale Semiconductor, Inc. Application Note Document Number: AN5069 Rev. 0, 01/2015 Integrate TWR-EPD Software with MQX RTOS Based on the TWR-K21F120M Platform 1 Introduction This application note describes
More informationFreedom FRDM-KV31F Development Platform User s Guide
Freescale Semiconductor, Inc. Document Number: FRDMKV31FUG User's Guide 0, 02/2016 Freedom FRDM-KV31F Development Platform User s Guide 1. Introduction The Freedom development platform is a set of software
More informationKinetis SDK Release Notes for the TWR-K24F120M Tower System Module
Freescale Semiconductor Document Number: KSDKK24FN256RN Release Notes 1.0.0, 08/2014 Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module 1 Overview These are the release notes for the TWR-K24F120M
More informationErrata to MPC8569E PowerQUICC III Integrated Processor Reference Manual, Rev. 2
Freescale Semiconductor Addendum Document Number: MPC8569ERMAD Rev. 2.1, 12/2011 Errata to MPC8569E PowerQUICC III Integrated Processor Reference Manual, Rev. 2 This errata describes corrections to the
More informationQuick Start Guide for FRDM-FXS-MULTI-B
Quick Start Guide for FRDM-FXS-MULTI-B Contents: Quick Start Package Overview Get to Know the FRDM-FXS-MULTI-B Getting Started Out of the Box Explore Further freescale.com/frdm-multi-b External Use FRDMFXSMULTIBQSG
More informationMM912_634, Silicon Analog Mask (M91W) / Digital Mask (N53A) Errata
Freescale Semiconductor, Inc. Chip Errata Document Number: MM912_634ER Rev. 7.0, 4/2015 MM912_634, Silicon Analog Mask (M91W) / Digital Mask (N53A) Errata This errata document applies to the MM912_634
More informationHigh Volume Pressure Sensor for Disposable Applications
Freescale Semiconductor Data Sheet: Technical Data Pressure Rev 9, 10/2012 High Volume Pressure Sensor for Disposable Applications Freescale Semiconductor has developed a low cost, high volume, miniature
More informationHow to use FlexMemory as D-Flash and EEPROM in KE1xF
NXP Semiconductors Document Number: AN5338 Application Note Rev. 0, 09/2016 How to use FlexMemory as D-Flash and EEPROM in KE1xF 1. Introduction The FlexMemory (FlexNVM and FlexRAM) is available on NXP's
More informationMask Set Errata for Mask 0N22G
Freescale Semiconductor MSE9S12ZVL_0N22G Mask Set Errata Rev 29 SEP 2014 Mask Set Errata for Mask 0N22G This report applies to mask 0N22G for these products: MSE9S12ZVL ID before 15 MAY 2008 ID from 15
More informationCodeWarrior Development Studio for StarCore DSP SC3900FP Architectures Quick Start for the Windows Edition
CodeWarrior Development Studio for StarCore DSP SC3900FP Architectures Quick Start for the Windows Edition SYSTEM REQUIREMENTS Hardware Operating System Disk Space Intel Pentium 4 processor, 2 GHz or faster,
More informationOptimizing MPC564xB/C System Performance Parameters Effects of varying key system level parameters are measured using sample benchmarks
Freescale Semiconductor Document Number:AN4666 Application Note Rev 0, 07/2013 Optimizing MPC564xB/C System Performance Parameters Effects of varying key system level parameters are measured using sample
More informationPerformance Monitoring for Automotive MCUs
Performance Monitoring for Automotive MCUs FTF-ACC-F1184 Randy Dees Automotive MCU Applications J U N E. 2 0 1 5 TM External Use Abstract As microcontrollers become more complex, the use of debug features
More informationConfiguring DDR in U-Boot using QCVS
NXP Semiconductors Application Note Document Number: AN5279 Configuring DDR in U-Boot using QCVS 1. Introduction This document describes how to configure the double data rate (DDR) memory in U-Boot, running
More informationPerformance Factors nc. 2 Performance Factors The following sections discuss performance factors. 2.1 MPX vs. 60x Bus Mode One of the main factors tha
nc. White Paper MPC74XXBUSWP Rev. 1.1, 11/2003 Memory Bus Throughput of the MPC74xx Richie David, CPD Applications risc10@email.mot.com This document compares the memory bus data transfer rate of the MPC7450
More informationWPR1500-LDO MP Receiver V2.1 Reference Design User s Guide
NXP Semiconductors User s Guide Document Number: WPR1500LDOMPUG Rev. 0, 09/2016 WPR1500-LDO MP Receiver V2.1 Reference Design User s Guide 1 Introduction This document describes how to use the WPR1500-LDO
More informationMC34708, Silicon Errata
Freescale Semiconductor Errata Document : Rev. 9.0, 11/2013 MC34708, Silicon Errata Introduction Device Revision Identification This errata document applies to the following devices: Table 1. Silicon Revision
More informationGetting Started with FreeRTOS BSP for i.mx 7Dual
Freescale Semiconductor, Inc. Document Number: FRTOS7DGSUG User s Guide Rev. 0, 08/2015 Getting Started with FreeRTOS BSP for i.mx 7Dual 1 Overview The FreeRTOS BSP for i.mx 7Dual is a Software Development
More informationKinetis SDK v Release Notes for KV5x Derivatives
Freescale Semiconductor, Inc. Document Number: KSDK120MKV5XRN Release Notes Rev. 0, 08/2015 Kinetis SDK v.1.2.0 Release Notes for KV5x Derivatives 1 Overview These are the release notes for the Freescale
More informationMMA845x Driver: Quick Start Guide
Freescale Semiconductor Document Number: AN4475 Application Note Rev 0, 07/2012 MMA845x Driver: Quick Start Guide by: Laura Salhuana 1 Introduction This quick start guide demonstrates how to load the MMA845x
More informationErrata to the MPC7450 RISC Microprocessor Family Reference Manual, Rev. 5
Freescale Semiconductor Addendum Document Number: MPC7450UMAD Rev. 5.3, 07/2013 Errata to the MPC7450 RISC Microprocessor Family Reference Manual, Rev. 5 This errata describes corrections to the MPC7450
More informationWCT1011A/WCT1013A Automotive MP-A9 V4.0 Run-Time Debugging
NXP Semiconductors Document Number: WCT101XAV40RTDUG User's Guide Rev. 4.0, 05/2018 WCT1011A/WCT1013A Automotive MP-A9 V4.0 Run-Time Debugging 1 Introduction NXP provides the FreeMASTER GUI tool for WCT1011A/WCT1013A
More information1.3 General Parameters
Advance Information MPC8245RZUPNS/D Rev. 0, 3/2002 MPC8245 Part Number Specification for the XPC8245RZUnnnx Series Motorola Part Numbers Affected: XPC8245RZU400B This document describes part-number-specific
More informationTable 1 provides silicon errata information that relates to the masks 0M55B, 1M55B, and M55B of the MC9328MX21S (i.mx21s) applications processor.
Freescale Semiconductor Chip Errata Document : MC9328MX21SCE Rev. 4, 11/2012 MC9328MX21S Chip Errata for Masks:,, Table 1 provides silicon errata information that relates to the masks,, and of the MC9328MX21S
More information