Memory and Disk Systems
|
|
- Gary Cooper
- 6 years ago
- Views:
Transcription
1 COMP 212 Computer Organization & Architecture Re-Cap of Lecture #3 Cache system is a compromise between COMP 212 Fall 2008 Lecture 4 Memory and Disk Systems More memory system capacity Faster access speed Cost Memory System is Hierarchical Speed:» Registers > Cache > RAM > Hard Disk > Optical Storages Cost: other way around Comp 212 Computer Org & Arch 1 Z. Li, 2008 Comp 212 Computer Org & Arch 2 Z. Li, 2008 Re-Cap of Lecture #3 Addressing If partition mem address into blocks, then higher bits correspond to block address, lower bits correspond to word locations within the block Example,» 8 bit address space, give us 2 8 = 256 word address» If we group 4 word into a block, then we have 2 6 = 64 blocks.» Word address: (69h)-> block address (1Bh)» Conversion between hex and binary: group binary in 4 bits blocks, each 4 bit block correspond to a hex number Direct Cache Mapping Re-Cap of Lecture #3 each mem block has a fixed cache line location, and each cache line is mapped to fixed locations in memory, e.g. Tag s-r Line or Slot r Word w We have 2 14 cache lines, but 2 22 mem blocks. Cache hit/miss? Check Tag, if mem request tag does not matches that in cache line, a miss. Pros/Cons: Simple to implement, but not flexible. Comp 212 Computer Org & Arch 3 Z. Li, 2008 Comp 212 Computer Org & Arch 4 Z. Li, 2008
2 Associative Cache Mapping Re-Cap of Lecture #3 each mem block can reside in any cache line, e.g. Tag 22 bit We have 2 14 cache lines, but 2 22 mem blocks. Cache hit/miss? Check Tag with all cache line tags, if requested mem block tag does not exists, a miss. Pros/Cons: flexible, can support complex cache replacement Word 2 bit algorithms, but expensive to implement (comparing all cache lines tags) Re-Cap of Lecture #3 Set Associative Cache Mapping: A compromise between direct and associative mapping Cache line addressable by cache set Each cache set contains k cache lines, called k-way set associative cache. Mem address mapped to tag, cache set address, and word addr. Tag 9 bit Cache Set 13 bit Word 2 bit Comp 212 Computer Org & Arch 5 Z. Li, 2008 Comp 212 Computer Org & Arch 6 Z. Li, 2008 Cache Replacement algorithms When there s a cache miss, a new memory block is loaded into the cache, we need replace cache content Cache Performance (spill over from lec #3) If direct mapping, don t have a choice, the new block has a fixed location in cache If set associative mapping, need to choose which line in a set to replace In associative mapping, more choices, larger space to choose from. Typically hardware implemented, no CPU involvement. Comp 212 Computer Org & Arch 7 Z. Li, 2008 Comp 212 Computer Org & Arch 8 Z. Li, 2008
3 Replacement algorithms Algorithms used Least Recently used (LRU)» e.g. in 2 way set associative cache, which of the 2 block is lru? First in first out (FIFO) replace block that has been in cache longest Least frequently used replace block which has had fewest hits Write Policy Memory data consistency issue no free lunch theorem. When replace cache line, if cache data changed, before it is replaced, need to write back to corresponding memory location When IO modified memory word via DMA, cache word becomes invalid, need to reload into cache Multi-core CPU with its own cache: cache word invalid if changed by one of the CPU Random Generate a random number to determine which one to replace Comp 212 Computer Org & Arch 9 Z. Li, 2008 Comp 212 Computer Org & Arch 10 Z. Li, 2008 Write through All writes go to main memory as well as cache Multiple CPUs can monitor main memory traffic to keep local (to CPU) cache up to date Problem: Many writes to memory Lots of traffic on bus Write back Purpose is to minimize write operations on BUS When a cache line is updated, a bit is set to indicate that At the time of cache line replacement, only write to memory those lines updated. Average cache update is 15%, but for vector computing, 33%, matrix transposition, 50%. Write involves a line instead of a word, so only if a cache word gets written multiple times before replacement, can make it profitable Comp 212 Computer Org & Arch 11 Z. Li, 2008 Comp 212 Computer Org & Arch 12 Z. Li, 2008
4 Example Memory write is 32 bit, takes 30ns Cache line is 16 byes, 196bits Average word writes per replacement is 12 times How will write back save BUS time than write thru? Solutions Write thru: 12 x 30 = 360ns / replacement cycle Write back: (196/32)x30 = 240ns / replacement cycle Cache Performance Cost per bits for a two level cache system C1: cost for cache per bit C2: cost of mem per bit S1: cache size S2: mem size What is the average cost per bit? C1* S1+ C2 * S2 S1+ S2 Comp 212 Computer Org & Arch 13 Z. Li, 2008 Comp 212 Computer Org & Arch 14 Z. Li, 2008 Cache Performance - Cost Cache Performance Access Consider the following 2 level system: Cache hit ratio is h, i.e, prob of a memory word access is in cache Time to access a word in L1 and L2 cache: T1, T2. What is the average word access time? Ts = h * T1+ (1 h) * ( T1+ T 2) T1 1 = Ts T 2 1+ (1 h) T1 We want T1/Ts to be close to 1.0 Comp 212 Computer Org & Arch 15 Z. Li, 2008 Comp 212 Computer Org & Arch 16 Z. Li, 2008
5 Cache access as function of hit ratio Hit ratio vs data access locality Different program has different access locality characteristics What is the cache size affecting the hit ratio? If no locality, totally proportional to the S1/S2 ratio Comp 212 Computer Org & Arch 17 Z. Li, 2008 Comp 212 Computer Org & Arch 18 Z. Li, 2008 Cache System Performance: Re-Cap of Lecture #3 What are the cache replacement algorithms?» LRU, FIFO, LFU, Random What is the difference between write back and write thru? Memory and Disk System (mostly informational) When will write back be better than write thru? What is the cost per bit of a k-level cache system? What is the average access time for a k-level cache system? Comp 212 Computer Org & Arch 19 Z. Li, 2008 Comp 212 Computer Org & Arch 20 Z. Li, 2008
6 Semiconductor Memory Types RAM, ROM, EPROM, EEPROM FalshMem RAM RAM Prob the most important type for Computer Misnamed as all semiconductor memory is random access Support multiple read/write Volatile need refresh, provides temporary storage Can be Static or Dynamic, will discuss in more detail later Comp 212 Computer Org & Arch 21 Z. Li, 2008 Comp 212 Computer Org & Arch 22 Z. Li, 2008 Memory Cell Operation (conceptually) Dynamic RAM Structure Simple, bits stored as charge in capacitors, Uses only 1 transistor and 1 capacitor Charges leak, need refreshing even when Mem cell need to be selected by address line When write, the state of mem cell is changed When read, just sensing. powered Recharge cycles make it slow Comp 212 Computer Org & Arch 23 Z. Li, 2008 Comp 212 Computer Org & Arch 24 Z. Li, 2008
7 Transistor Operation When there s no voltage on address line, the transistor is disconnected Use addr line to switch on/off DRAM Operation Requires some Physics background to understand Will explain intuitively, don t panic, Address line active when bit read or written Addr line controls the current flow on the line If no voltage on addr line, bit line and capacitor not connected Write Voltage to bit line» High for 1 low for 0 Then signal address line» Transfers charge to capacitor Comp 212 Computer Org & Arch 25 Z. Li, 2008 Comp 212 Computer Org & Arch 26 Z. Li, 2008 DRAM Operation Read Address line selected» transistor turns on Charge from capacitor fed via bit line to sense amplifier» Compares with reference value to determine 0 or 1 Capacitor charge must be restored Static RAM Structure Bits stored as voltages on bit line B and B complement S-R latch, will cover later in digital logic part. No charges to leak, no refreshing needed when powered More complex construction 6 transistors to implement Comp 212 Computer Org & Arch 27 Z. Li, 2008 Comp 212 Computer Org & Arch 28 Z. Li, 2008
8 Static RAM More Complex Implementations Requires more transistors More expensive Does not need refresh circuits, so Operates faster Can be used as cache Transistor arrangement gives stable logic state Address line transistors T 5 T 6 are switches State 1 C 1 high, C 2 low T 1 T 4 off, T 2 T 3 on State 0 C 2 high, C 1 low T 2 T 3 off, T 1 T 4 on Write apply value to B & compliment to B Read value is on line B Static RAM Operation Comp 212 Computer Org & Arch 29 Z. Li, 2008 Comp 212 Computer Org & Arch 30 Z. Li, 2008 SRAM & DRAM Summary Both volatile Power needed to preserve data Dynamic cell Simpler to build, less expensive, smaller and denser : more bits per silicon area Needs refresh circuits Used as Main Mem. Static Read Only Memory (ROM) Permanent storage Nonvolatile, does not require power Typically used to store Microprogramming (see later) Library subroutines Systems programs (BIOS) Function tables Faster More expensive Used as Cache Comp 212 Computer Org & Arch 31 Z. Li, 2008 Comp 212 Computer Org & Arch 32 Z. Li, 2008
9 Types of ROM Types of ROM ROM Customer built, Hardwired, very expensive for small runs PROM - Programmable (once) Needs special equipment to program» Erase whole memory electrically Read mostly Erasable Programmable (EPROM) - optical» Erased by UV, very slow, takes 20 min, e.g. Electrically Erasable (EEPROM)» Takes much longer to write than read, but faster than EPROM» More expensive than EPROM Flash memory: in between EPROM & EEPROM in cost» Erase electrically,» Can only erase blocks of mem» Less expensive than EEPROM. Comp 212 Computer Org & Arch 33 Z. Li, 2008 Comp 212 Computer Org & Arch 34 Z. Li, 2008 Organisation of DRAM We can have memory chips of 2 W word and k bits for each word, for a total of k*2 W bits. Organization of Memory E.g. 4M word of 4 bits A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array, k=4, W=22. Address by column and row selection, 11 each Reduces number of address pins» Multiplex row address and column address» 11 pins to column/row address (2 11 =2048), Comp 212 Computer Org & Arch 35 Z. Li, 2008 Comp 212 Computer Org & Arch 36 Z. Li, 2008
10 Typical 16 Mb DRAM (4M x 4bits) Logic row/col selection 16Mbit (4M x 4bit) Packaging A0~A10: address line RAS: row selection Address lines Data lines CAS: col selection WE: write enable OE: output enable Vcc: power supply Vss: ground Refresh Comp 212 Computer Org & Arch 37 Z. Li, 2008 CE: chip enable Comp 212 Computer Org & Arch 38 Z. Li, 2008 Advanced DRAM Organization Synch RAM DRAM is async, mem access need to wait SRAM sync with system clock RAM Bus Not using RAS, CAS, R/W enable and CE typical in DRAM Request via a asynchronous block request Communicated over a Bus Synchronous DRAM (SDRAM) Access is synchronized with an external clock Address is presented to RAM RAM finds data (CPU waits in conventional DRAM) Since SDRAM moves data in time with system clock, CPU knows when data will be ready CPU does not have to wait, it can do something else Burst mode allows SDRAM to set up stream of data and fire it out in block DDR-SDRAM sends data twice per clock cycle Comp 212 Computer Org & Arch 39 Z. Li, 2008 Comp 212 Computer Org & Arch 40 Z. Li, 2008
11 IBM 64Mb Sync DRAM Block Diagram RAMBUS Diagram 8-bit Data lines Address lines Asynchronous block protocol 480ns access time 16 data lines, address up to 320 DRAM chips. Comp 212 Computer Org & Arch 41 Z. Li, 2008 Comp 212 Computer Org & Arch 42 Z. Li, 2008 RAMBUS Adopted by Intel for Pentium & Itanium Main competitor to Sync DRAM Vertical package all pins on one side DDR SDRAM SDRAM can only send data once per clock Double-data-rate (DDR) SDRAM can send data twice per clock cycle Asynchronous block protocol 480ns access time Then 1.6 Gbps Comp 212 Computer Org & Arch 43 Z. Li, 2008 Comp 212 Computer Org & Arch 44 Z. Li, 2008
12 Mitsubishi Cache DRAM Summary of RAMs Integrates small Static RAM cache (16 kb) onto generic DRAM chip Used as true cache 64-bit lines Effective for ordinary random access To support serial access of block of data E.g. refresh bit-mapped screen» Cache DRAM can pre-fetch data from DRAM into SRAM buffer Dynamic RAM Analog technology, use capacitor voltage to indicate bit Need refresh, slow Easier to implement, denser solution Static RAM Use transistor state to store bit, need more transistors per bit No need to refresh, fast More expensive» Subsequent accesses solely to SRAM Comp 212 Computer Org & Arch 45 Z. Li, 2008 Comp 212 Computer Org & Arch 46 Z. Li, 2008 Summary of RAMs DRAM organization DRAM:» Widely used» 2D bit array, addressed by row and column address lines» Have refresh circuits External Memory (Disk) System Advanced DRAM organization» Sync DRAM: sync with system clock operation, no wait» RAM BUS: block transfer protocol, bus implementation.» DDR Sync RAM, aka, DDR SRAM, double the data access rate of SRAM» Cache DRAM: local static RAM cache. Comp 212 Computer Org & Arch 47 Z. Li, 2008 Comp 212 Computer Org & Arch 48 Z. Li, 2008
13 Types of External Memory Magnetic Disk (Hard Disk) RAID Removable Optical Disk CD-ROM CD-Recordable (CD-R) Physics of Magnetic Disk Disk substrate coated with magnetizable material (iron oxide rust) Substrate, or body of the disk can be glass, steel, aluminium. Operates by magnetizing the elements on disk surface CD-R/W DVD Magnetic Tape Comp 212 Computer Org & Arch 49 Z. Li, 2008 Comp 212 Computer Org & Arch 50 Z. Li, 2008 Moving over magnetic Field generate current Inductive Write MR Read Write current Direction change N-S pattern Read and Write Mechanisms Recording & retrieval via conductive coil called a head May be single read/write head or separate ones During read/write, head is stationary, disk rotates Magnetic patterns Comp 212 Computer Org & Arch 51 Z. Li, 2008 Comp 212 Computer Org & Arch 52 Z. Li, 2008
14 Write Mechanisms Write Current through coil produces magnetic field Pulses sent to head Magnetic pattern recorded on surface below Read Mechanisms Read (traditional) Magnetic field moving relative to coil produces current, The same physics as write So use the same head for read and write Read (contemporary) Separate read head, close to write head Partially shielded magneto-resistive (MR) sensor Electrical resistance depends on direction of magnetic field, so the polarization patterns can be read as different voltage values. Comp 212 Computer Org & Arch 53 Z. Li, 2008 Comp 212 Computer Org & Arch 54 Z. Li, 2008 Disk Data Organization and Layout Disk Layout Methods Diagram Concentric rings or tracks Gaps between tracks Reduce gap to increase capacity Same number of bits per track (variable packing density) Constant angular velocity Tracks divided into sectors Minimum block size is one sector May have more than one sector per block Comp 212 Computer Org & Arch 55 Z. Li, 2008 Comp 212 Computer Org & Arch 56 Z. Li, 2008
15 Disk Velocity Disk Characteristics Constant angular velocity (CAV) Gives pie shaped sectors and concentric tracks Individual tracks and sectors addressable Move head to given track and wait for given sector Waste of space on outer tracks» Lower data density Multi-zone recording: Each zone has fixed bits per track More complex circuitry Comp 212 Computer Org & Arch 57 Z. Li, 2008 Comp 212 Computer Org & Arch 58 Z. Li, 2008 Fixed/Movable Head Disk Fixed head One read write head per track Heads mounted on fixed ridged arm Movable head One read write head per side Mounted on a movable arm Removable or Not Removable disk Can be removed from drive and replaced with another disk Provides unlimited storage capacity Easy data transfer between systems Nonremovable disk Permanently mounted in the drive Comp 212 Computer Org & Arch 59 Z. Li, 2008 Comp 212 Computer Org & Arch 60 Z. Li, 2008
16 Multiple Platters One head per side Heads are joined and aligned Aligned tracks on each platter form cylinders Data is striped by cylinder reduces head movement Increases speed (transfer rate) Disk Performance - Speed Track-Track Seek time Moving head to correct track (Rotational) latency Waiting for data to rotate under head, related to rpm: 1/(2*rpm) Access time = Seek + Latency Transfer time: how fast data can be read /write from disk T = b / (rpm*n): b, bytes to be transferred, rpm, rotation speed, N: bytes per track. Comp 212 Computer Org & Arch 61 Z. Li, 2008 Comp 212 Computer Org & Arch 62 Z. Li, 2008 Disk I/O Performance Factors RAID RAID = Redundant Array of Independent Disks Set of physical disks viewed as single logical drive by O/S Data distributed across physical drives Can use redundant capacity to store parity information Total time: T = T seek + 1/ (2*rpm) + b / (rpm*n) Disk spin speed: rpm for error correction RAID0~6 for different levels of redundancy Disk data density: N bytes per track T seek : how fast to locate a track. Comp 212 Computer Org & Arch 63 Z. Li, 2008 Comp 212 Computer Org & Arch 64 Z. Li, 2008
17 RAID RAID 0, 1, 2 RAID 0: No redundancy, 1-1 match between logic and physical disks RAID 1: Mirrored disk, 1-2 match between logic and physical disks RAID 2: Error correction coded, 4 logical disk mapped to 7 physical disk via Hamming coding RAID 3~6: More complex system Comp 212 Computer Org & Arch 65 Z. Li, 2008 Comp 212 Computer Org & Arch 66 Z. Li, 2008 CD Operation Optical Disk and Magnetic Tapes Reflect lights differently at Pits and lands Comp 212 Computer Org & Arch 67 Z. Li, 2008 Comp 212 Computer Org & Arch 68 Z. Li, 2008
18 Optical Storage CD-ROM Originally for audio 650Mbytes giving over 70 minutes audio Polycarbonate coated with highly reflective coat, usually aluminium Data stored as pits Read by reflecting laser How about Random Access on CD-ROM? Difficult Move head to rough position Set correct speed Read address Adjust to required location (Yawn!) Constant packing density Constant linear velocity, variable rotation velocity Comp 212 Computer Org & Arch 69 Z. Li, 2008 Comp 212 Computer Org & Arch 70 Z. Li, 2008 Other Optical Storage CD-Recordable (CD-R) WORM Now affordable Compatible with CD-ROM drives CD-RW Erasable Getting cheaper Mostly CD-ROM drive compatible DVD - what s in a name? Digital Video Disk Used to indicate a player for movies» Only plays video disks Digital Versatile Disk Used to indicate a computer drive» Will read computer disks and play video disks Dogs Veritable Dinner Officially - nothing!!! Comp 212 Computer Org & Arch 71 Z. Li, 2008 Comp 212 Computer Org & Arch 72 Z. Li, 2008
19 DVD - technology Magnetic Tape Multi-layer Very high capacity (4.7G per layer) Full length movie on single disk Using MPEG compression Finally standardized (honest!) Serial access Slow Very cheap Backup and archive Movies carry regional coding Next generation: BlueRay. Comp 212 Computer Org & Arch 73 Z. Li, 2008 Comp 212 Computer Org & Arch 74 Z. Li, 2008 Summary of Lecture #4 Mostly informational, do not need to memorize all those technical details But be able to appreciate the underlying physics and technology that makes computer possible Internal Memory Types: RAM, ROM, EPROM, EEPROM, FlashMem Summary of Lecture #4 External Memory Types: Magnetic Disk, Optical Disk, Magnetic Tape What affects the Disk performance?» Seek time» Rotation latency» Density Difference between Static and Dynamic RAM» Capacitor vs transistor state based» Refresh or not refresh» Cost Comp 212 Computer Org & Arch 75 Z. Li, 2008 Comp 212 Computer Org & Arch 76 Z. Li, 2008
20 Summary of Lecture #4 Review questions: 5.4, 6.7 Homework #1 question #4: Consider a disk system with average track seek time T seek =8ms, rotation speed of 7200 rpm, number of bytes per sector 512, and number of sector per track 800, what is the average access time to read 4KB data? Comp 212 Computer Org & Arch 77 Z. Li, 2008
Semiconductor Memory Types Microprocessor Design & Organisation HCA2102
Semiconductor Memory Types Microprocessor Design & Organisation HCA2102 Internal & External Memory Semiconductor Memory RAM Misnamed as all semiconductor memory is random access Read/Write Volatile Temporary
More informationSemiconductor Memory Types. Computer & Microprocessor Architecture HCA103. Memory Cell Operation. Semiconductor Memory.
Semiconductor Memory Types Computer & Microprocessor Architecture HCA103 Internal & External Memory UTM-RHH Slide Set 5 1 UTM-RHH Slide Set 5 2 Semiconductor Memory RAM Misnamed as all semiconductor memory
More informationWilliam Stallings Computer Organization and Architecture 6 th Edition. Chapter 6 External Memory
William Stallings Computer Organization and Architecture 6 th Edition Chapter 6 External Memory Types of External Memory Magnetic Disk RAID Removable Optical CD-ROM CD-Recordable (CD-R) CD-R/W DVD Magnetic
More informationWilliam Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory Semiconductor Memory Types Semiconductor Memory RAM Misnamed as all semiconductor memory is random access
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationChapter 5 Internal Memory
Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 6 External Memory
William Stallings Computer Organization and Architecture 8 th Edition Chapter 6 External Memory Types of External Memory Magnetic Disk RAID Removable Optical CD-ROM CD-Recordable (CD-R) CD-R/W DVD Magnetic
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationMagnetic Disk. Optical. Magnetic Tape. RAID Removable. CD-ROM CD-Recordable (CD-R) CD-R/W DVD
External Memory Magnetic Disk RAID Removable Optical CD-ROM CD-Recordable (CD-R) CD-R/W DVD Magnetic Tape Disk substrate coated with magnetizable material (iron oxide rust) Substrate used to be aluminium
More informationInternal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory
More informationAdvanced Parallel Architecture Lesson 4 bis. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 4 bis Annalisa Massini - 2014/2015 Internal Memory RAM Many memory types are random access individual words of memory are directly accessed through wired-in addressing
More informationChapter 4 Main Memory
Chapter 4 Main Memory Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge of mathematics, science and engineering fundamentals
More informationChapter 5. Internal Memory. Yonsei University
Chapter 5 Internal Memory Contents Main Memory Error Correction Advanced DRAM Organization 5-2 Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory(ram) Read-write
More informationExternal Memory. Types of External Memory. Magnetic Disk. Optical. Magnetic Tape. RAID Removable. CD-ROM CD-Recordable (CD-R) CD-R/W DVD
External Memory 1 Types of External Memory Magnetic Disk RAID Removable Optical CD-ROM CD-Recordable (CD-R) CD-R/W DVD Magnetic Tape 2 1 3 Magnetic Disk Disk substrate coated with magnetizable material
More informationExternal Memory. Computer Architecture. Magnetic Disk. Outline. Data Organization and Formatting. Write and Read Mechanisms
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com External Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Types of External Memory Magnetic Disk Magnetic
More informationContents. Memory System Overview Cache Memory. Internal Memory. Virtual Memory. Memory Hierarchy. Registers In CPU Internal or Main memory
Memory Hierarchy Contents Memory System Overview Cache Memory Internal Memory External Memory Virtual Memory Memory Hierarchy Registers In CPU Internal or Main memory Cache RAM External memory Backing
More informationChapter 6 External Memory
Chapter 6 External Memory Magnetic Disk Removable RAID Disk substrate coated with magnetizable material (iron oxide rust) Substrate used to be aluminium Now glass Improved surface uniformity Increases
More informationWilliam Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of
More informationBCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering
BCN1043 By Dr. Mritha Ramalingam Faculty of Computer Systems & Software Engineering mritha@ump.edu.my http://ocw.ump.edu.my/ authors Dr. Mohd Nizam Mohmad Kahar (mnizam@ump.edu.my) Jamaludin Sallim (jamal@ump.edu.my)
More informationAdvanced Parallel Architecture Lesson 4. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 4 Annalisa Massini - Modules and connections 2 Components and connections The CU and the ALU constitute the Central Processing Unit Data and instructions need to get
More informationBasic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
More informationCOSC 243. Memory and Storage Systems. Lecture 10 Memory and Storage Systems. COSC 243 (Computer Architecture)
COSC 243 1 Overview This Lecture Source: Chapters 4, 5, and 6 (10 th edition) Next Lecture Control Unit and Microprogramming 2 Electromagnetic Induction Move a magnet through a coil to induce a current
More informationCS 320 February 2, 2018 Ch 5 Memory
CS 320 February 2, 2018 Ch 5 Memory Main memory often referred to as core by the older generation because core memory was a mainstay of computers until the advent of cheap semi-conductor memory in the
More informationComputer Organization and Assembly Language (CS-506)
Computer Organization and Assembly Language (CS-506) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 2 Memory Organization and Structure
More informationConcept of Memory. The memory of computer is broadly categories into two categories:
Concept of Memory We have already mentioned that digital computer works on stored programmed concept introduced by Von Neumann. We use memory to store the information, which includes both program and data.
More informationOverview. EE 4504 Computer Organization. Historically, the limiting factor in a computer s performance has been memory access time
Overview EE 4504 Computer Organization Section 3 Computer Memory Historically, the limiting factor in a computer s performance has been memory access time Memory speed has been slow compared to the speed
More informationUNIT-V MEMORY ORGANIZATION
UNIT-V MEMORY ORGANIZATION 1 The main memory of a computer is semiconductor memory.the main memory unit is basically consists of two kinds of memory: RAM (RWM):Random access memory; which is volatile in
More informationMemory Pearson Education, Inc., Hoboken, NJ. All rights reserved.
1 Memory + 2 Location Internal (e.g. processor registers, cache, main memory) External (e.g. optical disks, magnetic disks, tapes) Capacity Number of words Number of bytes Unit of Transfer Word Block Access
More informationCS 261 Fall Mike Lam, Professor. Memory
CS 261 Fall 2016 Mike Lam, Professor Memory Topics Memory hierarchy overview Storage technologies SRAM DRAM PROM / flash Disk storage Tape and network storage I/O architecture Storage trends Latency comparisons
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 13
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2017 Lecture 13 COMPUTER MEMORY So far, have viewed computer memory in a very simple way Two memory areas in our computer: The register file Small number
More informationMemory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University
Memory Overview Curtis Nelson Walla Walla University Overview - Memory Types n n n Magnetic tape (used primarily for long term archive) Magnetic disk n Hard disk (File, Directory, Folder) n Floppy disks
More informationCS 33. Memory Hierarchy I. CS33 Intro to Computer Systems XVI 1 Copyright 2016 Thomas W. Doeppner. All rights reserved.
CS 33 Memory Hierarchy I CS33 Intro to Computer Systems XVI 1 Copyright 2016 Thomas W. Doeppner. All rights reserved. Random-Access Memory (RAM) Key features RAM is traditionally packaged as a chip basic
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 28, 2017 at 14:31 CS429 Slideset 18: 1 Random-Access Memory
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: April 9, 2018 at 12:16 CS429 Slideset 17: 1 Random-Access Memory
More informationStorage Technologies and the Memory Hierarchy
Storage Technologies and the Memory Hierarchy 198:231 Introduction to Computer Organization Lecture 12 Instructor: Nicole Hynes nicole.hynes@rutgers.edu Credits: Slides courtesy of R. Bryant and D. O Hallaron,
More informationA track on a magnetic disk is a concentric rings where data is stored.
CS 320 Ch 6 External Memory Figure 6.1 shows a typical read/ head on a magnetic disk system. Read and heads separate. Read head uses a material that changes resistance in response to a magnetic field.
More informationCO212 Lecture 6: Memory Organization III
CO212 Lecture 6: Memory Organization III Shobhanjana Kalita, Dept. of CSE, Tezpur University Slides courtesy: Computer Architecture and Organization, 9 th Ed, W. Stallings External Memory Magnetic disks
More informationExternal Memory. Patrick Happ Raul Queiroz Feitosa. Parts of these slides are from the support material provided by W. Stallings
External Memory Patrick Happ Raul Queiroz Feitosa Parts of these slides are from the support material provided by W. Stallings Objective This chapter examines a range of external memory devices and systems.
More informationEXTERNAL MEMORY (Part 1)
Eastern Mediterranean University School of Computing and Technology ITEC255 Computer Organization & Architecture EXTERNAL MEMORY (Part 1) Introduction When external memory is discussed, one should consider
More informationk -bit address bus n-bit data bus Control lines ( R W, MFC, etc.)
THE MEMORY SYSTEM SOME BASIC CONCEPTS Maximum size of the Main Memory byte-addressable CPU-Main Memory Connection, Processor MAR MDR k -bit address bus n-bit data bus Memory Up to 2 k addressable locations
More informationWhere Have We Been? Ch. 6 Memory Technology
Where Have We Been? Combinational and Sequential Logic Finite State Machines Computer Architecture Instruction Set Architecture Tracing Instructions at the Register Level Building a CPU Pipelining Where
More information1.1 Bits and Bit Patterns. Boolean Operations. Figure 2.1 CPU and main memory connected via a bus. CS11102 Introduction to Computer Science
1.1 Bits and Bit Patterns CS11102 Introduction to Computer Science Data Storage 1.1 Bits and Their Storage 1.2 Main Memory 1.3 Mass Storage 1.4 Representation of information as bit patterns Bit: Binary
More informationCOMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)
COMP3221: Microprocessors and Embedded Systems Lecture 23: Memory Systems (I) Overview Memory System Hierarchy RAM, ROM, EPROM, EEPROM and FLASH http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session
More informationLarge and Fast: Exploiting Memory Hierarchy
CSE 431: Introduction to Operating Systems Large and Fast: Exploiting Memory Hierarchy Gojko Babić 10/5/018 Memory Hierarchy A computer system contains a hierarchy of storage devices with different costs,
More informationComputer Organization and Technology External Memory
Computer Organization and Technology External Memory Assoc. Prof. Dr. Wattanapong Kurdthongmee Division of Computer Engineering, School of Engineering and Resources, Walailak University 1 Magnetic Disk
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts
Hardware/Software Introduction Chapter 5 Memory Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 1 2 Introduction Memory:
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction
Hardware/Software Introduction Chapter 5 Memory 1 Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 2 Introduction Embedded
More informationChapter 5. Large and Fast: Exploiting Memory Hierarchy
Chapter 5 Large and Fast: Exploiting Memory Hierarchy Principle of Locality Programs access a small proportion of their address space at any time Temporal locality Items accessed recently are likely to
More informationInternal Memory Cache Stallings: Ch 4, Ch 5 Key Characteristics Locality Cache Main Memory
Lecture 3 Internal Memory Cache Stallings: Ch 4, Ch 5 Key Characteristics Locality Cache Main Memory Key Characterics of Memories / Storage (Sta06 Table 4.1) 26.1.2010 2 Goals I want my memory lightning
More informationCMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 26, SPRING 2013
CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 26, SPRING 2013 TOPICS TODAY End of the Semester Stuff Homework 5 Memory Hierarchy Storage Technologies (RAM & Disk) Caching END OF
More informationLecture 18: Memory Systems. Spring 2018 Jason Tang
Lecture 18: Memory Systems Spring 2018 Jason Tang 1 Topics Memory hierarchy Memory operations Cache basics 2 Computer Organization Computer Processor Memory Devices Control Datapath Input Output So far,
More informationMemory classification:- Topics covered:- types,organization and working
Memory classification:- Topics covered:- types,organization and working 1 Contents What is Memory? Cache Memory PC Memory Organisation Types 2 Memory what is it? Usually we consider this to be RAM, ROM
More informationGiving credit where credit is due
CSCE 230J Computer Organization The Memory Hierarchy Dr. Steve Goddard goddard@cse.unl.edu http://cse.unl.edu/~goddard/courses/csce230j Giving credit where credit is due Most of slides for this lecture
More informationCISC 360. The Memory Hierarchy Nov 13, 2008
CISC 360 The Memory Hierarchy Nov 13, 2008 Topics Storage technologies and trends Locality of reference Caching in the memory hierarchy class12.ppt Random-Access Memory (RAM) Key features RAM is packaged
More informationEE414 Embedded Systems Ch 5. Memory Part 2/2
EE414 Embedded Systems Ch 5. Memory Part 2/2 Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview 6.1 introduction 6.2 Memory Write Ability and Storage
More informationModule 5a: Introduction To Memory System (MAIN MEMORY)
Module 5a: Introduction To Memory System (MAIN MEMORY) R E F E R E N C E S : S T A L L I N G S, C O M P U T E R O R G A N I Z A T I O N A N D A R C H I T E C T U R E M O R R I S M A N O, C O M P U T E
More informationIntroduction read-only memory random access memory
Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory
More informationCOMPUTER ARCHITECTURE
COMPUTER ARCHITECTURE 8 Memory Types & Technologies RA - 8 2018, Škraba, Rozman, FRI Memory types & technologies - objectives 8 Memory types & technologies - objectives: Basic understanding of: The speed
More informationCS 261 Fall Mike Lam, Professor. Memory
CS 261 Fall 2017 Mike Lam, Professor Memory Topics Memory hierarchy overview Storage technologies I/O architecture Storage trends Latency comparisons Locality Memory Until now, we've referred to memory
More informationComputer System Architecture
CSC 203 1.5 Computer System Architecture Department of Statistics and Computer Science University of Sri Jayewardenepura Secondary Memory 2 Technologies Magnetic storage Floppy, Zip disk, Hard drives,
More informationAdapted from instructor s supplementary material from Computer. Patterson & Hennessy, 2008, MK]
Lecture 17 Adapted from instructor s supplementary material from Computer Organization and Design, 4th Edition, Patterson & Hennessy, 2008, MK] SRAM / / Flash / RRAM / HDD SRAM / / Flash / RRAM/ HDD SRAM
More informationCMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 26, FALL 2012
CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 26, FALL 2012 TOPICS TODAY Homework 5 RAM in Circuits Memory Hierarchy Storage Technologies (RAM & Disk) Caching HOMEWORK 5 RAM IN
More informationRandom-Access Memory (RAM) CS429: Computer Organization and Architecture. SRAM and DRAM. Flash / RAM Summary. Storage Technologies
Random-ccess Memory (RM) CS429: Computer Organization and rchitecture Dr. Bill Young Department of Computer Science University of Texas at ustin Key Features RM is packaged as a chip The basic storage
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationMEMORY. Computer memory refers to the hardware device that are used to store and access data or programs on a temporary or permanent basis.
MEMORY Computer memory refers to the hardware device that are used to store and access data or programs on a temporary or permanent basis. There are TWO TYPE of nature of memory in a computer. Temporary/
More information(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)
+ (Advanced) Computer Organization & Architechture Prof. Dr. Hasan Hüseyin BALIK (5 th Week) + Outline 2. The computer system 2.1 A Top-Level View of Computer Function and Interconnection 2.2 Cache Memory
More informationThe Memory Hierarchy Sept 29, 2006
15-213 The Memory Hierarchy Sept 29, 2006 Topics Storage technologies and trends Locality of reference Caching in the memory hierarchy class10.ppt Random-Access Memory (RAM) Key features RAM is traditionally
More informationCENG3420 Lecture 08: Memory Organization
CENG3420 Lecture 08: Memory Organization Bei Yu byu@cse.cuhk.edu.hk (Latest update: February 22, 2018) Spring 2018 1 / 48 Overview Introduction Random Access Memory (RAM) Interleaving Secondary Memory
More informationMass-Storage Structure
CS 4410 Operating Systems Mass-Storage Structure Summer 2011 Cornell University 1 Today How is data saved in the hard disk? Magnetic disk Disk speed parameters Disk Scheduling RAID Structure 2 Secondary
More informationMemory & Simple I/O Interfacing
Chapter 10 Memory & Simple I/O Interfacing Expected Outcomes Explain the importance of tri-state devices in microprocessor system Distinguish basic type of semiconductor memory and their applications Relate
More informationContents. Main Memory Memory access time Memory cycle time. Types of Memory Unit RAM ROM
Memory Organization Contents Main Memory Memory access time Memory cycle time Types of Memory Unit RAM ROM Memory System Virtual Memory Cache Memory - Associative mapping Direct mapping Set-associative
More informationUMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash (EEPROM) Static RAM (SRAM) Dynamic RAM (DRAM) Generic pin configuration: Address connection
More informationFoundations of Computer Systems
18-600 Foundations of Computer Systems Lecture 12: The Memory Hierarchy John Shen & Zhiyi Yu October 10, 2016 Required Reading Assignment: Chapter 6 of CS:APP (3 rd edition) by Randy Bryant & Dave O Hallaron
More informationPRATHYUSHA INSTITUTE OF TECHNOLOGY AND MANAGEMENT
PRATHYUSHA INSTITUTE OF TECHNOLOGY AND MANAGEMENT DEPARTMENT OF INFORMATION TECHNOLOGY Staff Name: Prof. S. Athinarayanan UNIT IV PART A Branch: ECE / V Sem 1. Define Memory Access Time and Memory Cycle
More informationCharacteristics of Memory Location wrt Motherboard. CSCI 4717 Computer Architecture. Characteristics of Memory Capacity Addressable Units
CSCI 4717/5717 Computer Architecture Topic: Cache Memory Reading: Stallings, Chapter 4 Characteristics of Memory Location wrt Motherboard Inside CPU temporary memory or registers Motherboard main memory
More informationComputer Organization: A Programmer's Perspective
A Programmer's Perspective Computer Architecture and The Memory Hierarchy Gal A. Kaminka galk@cs.biu.ac.il Typical Computer Architecture CPU chip PC (Program Counter) register file ALU Main Components
More informationAddress connections Data connections Selection connections
Interface (cont..) We have four common types of memory: Read only memory ( ROM ) Flash memory ( EEPROM ) Static Random access memory ( SARAM ) Dynamic Random access memory ( DRAM ). Pin connections common
More informationLogic and Computer Design Fundamentals. Chapter 8 Memory Basics
Logic and Computer Design Fundamentals Memory Basics Overview Memory definitions Random Access Memory (RAM) Static RAM (SRAM) integrated circuits Arrays of SRAM integrated circuits Dynamic RAM (DRAM) Read
More informationDesign and Implementation of an AHB SRAM Memory Controller
Design and Implementation of an AHB SRAM Memory Controller 1 Module Overview Learn the basics of Computer Memory; Design and implement an AHB SRAM memory controller, which replaces the previous on-chip
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION
Memory System 1. Microcomputer Memory Memory is an essential component of the microcomputer system. It stores binary instructions and datum for the microcomputer. The memory is the place where the computer
More informationCS 201 The Memory Hierarchy. Gerson Robboy Portland State University
CS 201 The Memory Hierarchy Gerson Robboy Portland State University memory hierarchy overview (traditional) CPU registers main memory (RAM) secondary memory (DISK) why? what is different between these
More informationOverview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM
Memories Overview Memory Classification Read-Only Memory (ROM) Types of ROM PROM, EPROM, E 2 PROM Flash ROMs (Compact Flash, Secure Digital, Memory Stick) Random Access Memory (RAM) Types of RAM Static
More informationMultilevel Memories. Joel Emer Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology
1 Multilevel Memories Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology Based on the material prepared by Krste Asanovic and Arvind CPU-Memory Bottleneck 6.823
More informationComputer Memory.
Computer Memory varady.geza@mik.pte.hu Memories - storages Speed Price Capacity (felejtő) Memory Storage (nem felejtő) Memory Control Unit Arithmetical Logical Unit (ALU) Main memory Programs Data Without
More informationMemory Study Material
Computer memory refers to the devices that are used to store data or programs on a temporary or permanent basis for use in a computer. Any data or instruction entered into the memory of a computer is considered
More informationComputers in Business: Concepts in Hardware and Software
Computers in Business: Concepts in and Software University for Development Studies (UDS) January 31, 2012 NB: Listen to what I say, What matters is not what is in the notes. Assignments are very essential
More informationMemory. Objectives. Introduction. 6.2 Types of Memory
Memory Objectives Master the concepts of hierarchical memory organization. Understand how each level of memory contributes to system performance, and how the performance is measured. Master the concepts
More informationComputer Memory. Textbook: Chapter 1
Computer Memory Textbook: Chapter 1 ARM Cortex-M4 User Guide (Section 2.2 Memory Model) STM32F4xx Technical Reference Manual: Chapter 2 Memory and Bus Architecture Chapter 3 Flash Memory Chapter 36 Flexible
More informationComputer Architecture and System Software Lecture 08: Assembly Language Programming + Memory Hierarchy
Computer Architecture and System Software Lecture 08: Assembly Language Programming + Memory Hierarchy Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements Chapter 6 The
More informationUnit IV MEMORY SYSTEM PART A (2 MARKS) 1. What is the maximum size of the memory that can be used in a 16-bit computer and 32 bit computer?
Dept.: CSE Sub. Code: CS2253 Unit IV MEMORY SYSTEM PART A (2 MARKS) Sem: IV Sub. Name: C.O.A 1. What is the maximum size of the memory that can be used in a 16-bit computer and 32 bit computer? The maximum
More informationUNIT:4 MEMORY ORGANIZATION
1 UNIT:4 MEMORY ORGANIZATION TOPICS TO BE COVERED. 4.1 Memory Hierarchy 4.2 Memory Classification 4.3 RAM,ROM,PROM,EPROM 4.4 Main Memory 4.5Auxiliary Memory 4.6 Associative Memory 4.7 Cache Memory 4.8
More informationViews of Memory. Real machines have limited amounts of memory. Programmer doesn t want to be bothered. 640KB? A few GB? (This laptop = 2GB)
CS6290 Memory Views of Memory Real machines have limited amounts of memory 640KB? A few GB? (This laptop = 2GB) Programmer doesn t want to be bothered Do you think, oh, this computer only has 128MB so
More informationchapter 8 The Memory System Chapter Objectives
chapter 8 The Memory System Chapter Objectives In this chapter you will learn about: Basic memory circuits Organization of the main memory Memory technology Direct memory access as an I/O mechanism Cache
More information4 MEMORY SYSTEM 4.1 BASIC CONCEPTS:
4 MEMORY SYSTEM 4.1 BASIC CONCEPTS: The maximum size of the Main Memory (MM) that can be used in any computer is determined by its addressing scheme. For example, a 16-bit computer that generates 16-bit
More informationChapter 6 Objectives
Chapter 6 Memory Chapter 6 Objectives Master the concepts of hierarchical memory organization. Understand how each level of memory contributes to system performance, and how the performance is measured.
More informationMemory memories memory
Memory Organization Memory Hierarchy Memory is used for storing programs and data that are required to perform a specific task. For CPU to operate at its maximum speed, it required an uninterrupted and
More informationMemory Hierarchy and Cache Ch 4-5
Memory Hierarchy and Cache Ch 4-5 Memory Hierarchy Main Memory Cache Implementation 1 Teemu s Cheesecake hand table Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 5: Zeshan Chishti DRAM Basics DRAM Evolution SDRAM-based Memory Systems Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science
More informationChapter 8 Memory Basics
Logic and Computer Design Fundamentals Chapter 8 Memory Basics Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Overview Memory definitions Random Access
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. 5 th. Edition. Chapter 5. Large and Fast: Exploiting Memory Hierarchy
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 5 Large and Fast: Exploiting Memory Hierarchy Principle of Locality Programs access a small proportion of their address
More information