Engineer-to-Engineer Note

Size: px
Start display at page:

Download "Engineer-to-Engineer Note"

Transcription

1 Engineer-to-Engineer Note EE-211 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dspsupport@nlogcom nd t dsptoolssupport@nlogcom Or visit our on-line resources nd 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors Contributed by Kls Brink nd Rickrd Fhlquist Rev 1 Jnury 13, 24 Introduction This document presents two ssembly code implementtions with memory of direct-form FIRs, cpble of hndling complex input nd output nd complex or rel coefficients with 16- bit integer precision These implementtions present methods of chieving high performnce while conserving memory Generl A mthemticl representtion in direct form of FIR filter is given below y M 1 k = [] i = x[ i k] h[ k] i, 1,, N-1 N M y[i] Number of smples Number of filter coefficients Output smple number i x[i-k] Input smple number i-k h[k] Filter coefficient number k Eqution 1 Direct-form FIR This eqution is the result from the vector inner product between the filter coefficient vector h nd the (time) order-reversed input dt vector x This is lso known s the convolution between h nd x Figure 1 presents the sme eqution grphiclly x[i] Z -1 x[i-1] Z -1 x[i-m+3] Z -1 x[i-m+2] h[] h[1] h[m-3] h[m-2] h[m-1] Z -1 x[i-m+1] y[i] Figure 1 Direct-form FIR A C pseudo-code description of the sme FIR is given below, where ** represents complex multipliction for(i=; i< N; i++){ y[i] = ; Ncoeffs = i < (M-1)? i : (M-1); for(k=; k<=ncoeffs; k++){ y[i] = y[i] + x[i-k] ** h[k]; Listing 1 C pseudo-code lgorithm of direct form FIR Prllelism in TigerSHARC Processors ADSP-TS2x TigerSHARC processors re highly prllel computing devices tht hve three distinct types of prllelism: Ltency-2 computtionl pipeline Multiple compute units Wide memory structure These three forms of prllelism complement ech other, nd ll three must be exploited to chieve high level of efficiency The computtion rte nd memory bndwidth in this mchine re blnced in such wy tht filing Copyright 24, Anlog Devices, Inc All rights reserved Anlog Devices ssumes no responsibility for customer product design or the use or ppliction of customers products or for ny infringements of ptents or rights of others which my result from Anlog Devices ssistnce All trdemrks nd logos re property of their respective holders Informtion furnished by Anlog Devices Applictions nd Development Tools Engineers is believed to be ccurte nd relible, however no responsibility is ssumed by Anlog Devices regrding technicl ccurcy nd topiclity of the content provided in Anlog Devices Engineer-to-Engineer Notes

2 to py ttention to one of the three components of prllelism my result in sub-optiml performnce 16-Bit Integer FIR with Complex Tps, Input nd Output Dt Introduction ADSP-TS2x TigerSHARC processors support two complex multiplictions (one in ech compute block) per core clock cycle long with simultneous dt trnsfers Filter clcultions like Eqution 1 cn, of course, be implemented in strightforwrd sequentil fshion using one (inner) loop for the summtion, ech itertion performing multipliction between n (old) input smple nd coefficient, nd dding tht to the output of the lst itertion, nd nother (outer) loop going through the sme procedure over nd over gin to produce the output smples However, using the prllel fetures nd high internl bndwidth of ADSP-TS2x TigerSHARC processors, chieves higher performnce Pipelining nd Prllel Resources Utiliztion The FIR representtions show tht most dt used to compute output y[i] re the sme s the ones used to compute y[i+1] The sme pplies for y[i+1] when it comes to y[i+2] nd so on The outer loop in the C pseudo-code performs ll the necessry steps to clculte ll the output smples Unrolling this outer loop gins three things: 1 Dt cn be reused between clcultions of different output smples 2 MAC opertions cn be prllelized 3 The effects of loop overhed re reduced Reducing loop overhed is not to be neglected s this decreses the time required to perform the conditionl brnching necessry for looping, thereby incresing the percentge of time vilble to perform the ctul clcultions Unrolling the outer loop four times yields n lgorithm described by the following C pseudocode: for(i=; i< N; i+=4){ y[i] = ; y[i+1] = ; y[i+2] = ; y[i+3] = ; Ncoeffs = i < (M-1)? i : (M-1); for(k=; k<=ncoeffs; k++){ y[i] = y[i] + x[i-k] **h[k]; y[i+1] = y[i+1]+ x[i+1-k]**h[k]; y[i+2] = y[i+2]+ x[i+2-k]**h[k]; y[i+3] = y[i+3]+ x[i+3-k]**h[k]; Listing 2 Outer loop unrolled 4 times Wht we hve done so fr is reuse the coefficients By lso unrolling the inner loop, we chieve reuse of input dt s well Unrolling of the inner loop by four gives the C pseudo-code in Listing 3 for(i=; i< N; i+=4){ y[i] = ; y[i+1] = ; y[i+2] = ; y[i+3] = ; Ncoeffs = i < (M-1)? i : (M-1); for(k=; k<=ncoeffs; k+=4){ y[i] = y[i] + x[i-k] **h[k]; y[i] = y[i] + x[i-1-k]**h[k+1]; y[i] = y[i] + x[i-2-k]**h[k+2]; y[i] = y[i] + x[i-3-k]**h[k+3]; y[i+1] = y[i+1]+ x[i+1-k]**h[k]; y[i+1] = y[i+1]+ x[i-k] **h[k+1]; y[i+1] = y[i+1]+ x[i-1-k]**h[k+2]; y[i+1] = y[i+1]+ x[i-2-k]**h[k+3]; y[i+2] = y[i+2]+ x[i+2-k]**h[k]; y[i+2] = y[i+2]+ x[i+1-k]**h[k+1]; y[i+2] = y[i+2]+ x[i-k] **h[k+2]; y[i+2] = y[i+2]+ x[i-1-k]**h[k+3]; y[i+3] = y[i+3]+ x[i+3-k]**h[k]; y[i+3] = y[i+3]+ x[i+2-k]**h[k+1]; y[i+3] = y[i+3]+ x[i+1-k]**h[k+2]; y[i+3] = y[i+3]+ x[i-k] **h[k+3]; Listing 3 Outer nd inner loops unrolled 4 times 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 2 of 1

3 We now hve high level of dt reuse nd possibility to prllelize clcultions Wht is not so obvious in the C pseudo-code is tht we lso hve the possibility to do pipelining (ie, fetch dt concurrent with performing the clcultions) Dt Prtitioning Complex 16-bit dt is represented in ADSP- TS2x TigerSHARC processors by 32-bit word s shown in Figure Imginry Rel Figure 2 Complex 16-bit dt representtion Input nd Coefficient Buffer Structure The input smples nd coefficients re stored in memory s described in Figure 3 Input 31 x[3] x[2] x[1] x[] x[7] x[6] x[5] x[4] Address xhhhh xhhhh + 4 Output Buffer Structure The two compute blocks (CBX nd CBY) ech clculte two output smples every outer loop itertion CBX produces smples y[i+3] nd y[i+1], nd CBY produces y[i+2] nd y[i] Qudword ligned storge is used when writing the output smples to memory, nd j4 keeps trck of the current position to be written j4 Output 31 y[3] y[2] y[1] y[] y[7] y[6] y[5] y[4] Address xkkkk xkkkk + 4 Figure 4 Output storge in memory Dely Line Structure The filter hs memory in which it stores history of the lst M input smples used by the filter This history is clled the dely line The smples from the dely line re qud-word loded, nd Figure 5 shows how they re stored Circulr buffer Dely line x[i-m+3] x[i-m+7] {x[i-1] x[i-m+2] x[i-m+6] x[i-2] x[i-m+1] x[i-m+5] x[i-3] 31 x[i-m] x[i-4] x[i-m+4] Address xllll M + 4 xllll M + 8 j xllll j5 k1 Coefficients 31 h[3] h[2] h[1] h[] h[7] h[6] h[5] h[4] xgggg xgggg + 4 Figure 3 Input nd coefficient storge in memory The ddresses re qud-word ligned This type of dt storge enbles qud-word loding, which is used for the input smples Qud-word loding is used lso for the coefficients J5 points to the position from where we re currently loding input smples, nd k1 points to the current coefficient loding position Figure 5 Dely line in memory The dely line is implemented s circulr buffer with j s pointer to the current position/index in the buffer Circulr buffer Dely line x[i+3] x[i-m+7] {x[i-1] x[i+2] x[i-m+6] x[i-2] x[i+1] x[i-m+5] x[i-3] 31 x[i] x[i-m+4] x[i-4] Figure 6 Dely line fter updte Address j xllll M + 4 xllll M + 8 xllll Old smples re red from the dely line strting t the position indicted by j nd counting bckwrds, wrpping t the circulr buffer boundries Assuming tht Figure 5 shows the 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 3 of 1

4 dely line just before smples y[i], y[i+1], y[i+2] nd y[i+3] hve been generted, Figure 6 shows the contents of the dely line fter the output genertion nd updte of the dely line Interfce The interfce to the filter function consists of the following prts: A pointer to the output buffer A pointer to the input buffer The number of smples to be filtered A pointer to the filter stte (including the dely line nd coefficient buffer) The filter stte consists of pointer to the coefficient buffer, the number of coefficients, pointer to the dely line buffer nd n index/pointer to where we re currently in the dely line buffer typedef struct { int2x16 *h; // Filter coefficients int2x16 *d; // Dely line int2x16 *p; // Dely line Index int k; // Number of coeff fir_stte_t; Listing 4 Filter stte structure The filter stte is given by the C-code in Listing 4 This structure must be initilized before the filter is used for the first time (see Appendix for n exmple of C-code initiliztion function ) 16-Bit Integer FIR with Rel Tps nd Complex Input/Output Dt Sometimes there is need to filter the rel nd imginry prts of complex smple seprtely One exmple is when the I nd Q prts of ntenn dt re treted s seprte dt strems, both independently ffected by the sme filter kernel Formt Both the tps nd the rel nd imginry prts of the input dt re 16 bits Figures 7 nd 8 show how the input to the filter lgorithm is formtted h[n+1] h[n+3] h[n+5] h[n] h[n+2] h[n+4] Figure 7 Filter coefficients formt 31 Im{x[i] Im{x[i+1] Im{x[i+2] 15 Re{x[i] Re{x[i+1] Re{x[i+2] void fir_16_comp( int2x16 *outdt, int2x16 *indt, int N, fir_stte_t *fir_stte ); Listing 5 Filter function prototype Listing 5 shows C-code prototype of the interfce Figure 8 Input smple formt Since the dt to be filtered is 32 bits wide with ech 16-bit short word treted independently, one pproch tht fcilittes the prllel structure of the ADSP-TS2x TigerSHARC processor is 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 4 of 1

5 to duplicte ech filter coefficient nd crete pirs of coefficients tht occupy 32 bits ech h[n] h[n] Figure 9 Duplicted coefficients This wy four 16-bit MACs re performed per cycle in ech compute block, the rel results re ccumulted in two of the MR registers, nd the imginry results re stored in two other Implementtion One filtered output smple (y[i]) is clculted in compute block X nd the next (y[i+1]) is simultneously computed in compute block Y Using this pproch, only hlf the number of itertions re needed for certin number of input smples To ccomplish this, the coefficients re skewed one position for one of the compute blocks when loded from memory In the filter implementtion listed in ppendix A (fir16_relsm) the filter kernel ws short enough to be completely stored in the X nd Y register files Dely Line The dely line is s long s the filter kernel Using the sme dely line pproch s the one described for the complex filter, problems rise becuse the filter tps re 16 bits, wheres the input smples re 32 (16+16) bits One wy to esily get round this is to plce the lst processed smples (the dely line) directly before the next buffer to filter in memory The downside is tht between every cll to the filter, the dely line needs to be trnsferred to the beginning of the next buffer For modertely long kernel, however, the overhed is not significnt Old input buffer Dely line buffer Figure 1 Dely line hndling Next input buffer 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 5 of 1

6 Appendix The ssembly code for the filter functions re given, s well s heder file (*h) specifying the filter stte structure, filter stte initiliztion function, nd the filter function prototype, so tht it cn esily be used in C-code fir_16_comph /* ******************************************************************************** * * Copyright (c) 23 Anlog Devices Inc All rights reserved * * *******************************************************************************/ #include <i16h> typedef struct { int2x16 *h; // Filter coefficients int2x16 *d; // Strt of (circulr) dely line int2x16 *p; // Current index into dely line int k; // Number of coefficients fir_stte_t; void fir_16_comp(int2x16 *outdt, int2x16 *indt, int N, fir_stte_t *fir_stte); #define fir_init(stte, coeffs, dely, ncoeffs) \ (stte)h = (int2x16 *) (coeffs); \ (stte)d = (int2x16 *) (dely); \ (stte)p = (int2x16 *) (dely); \ (stte)k = (int) (ncoeffs) Listing 6 fir_16_comph fir_16_compsm /* ******************************************************************************** * * Copyright (c) 23 Anlog Devices Inc All rights reserved * * *******************************************************************************/ globl _fir_16_comp; section progrm; lign_code 4; _fir_16_comp: #define Yout j4 // Pointer to output smple buffer #define Xin j5 // Pointer to input smple buffer #define N j6 // Number of smples to be filtered #define FStte j7 // Pointer to filter stte structure #define h_offs // Filter stte structure offset to Coefficients // buffer pointer #define d_offs 1 // Filter stte structure offset to Dely line pointer 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 6 of 1

7 #define p_offs 2 // Filter stte structure offset to Dely line index #define k_offs 3 // Filter stte structure offset to Number of // coefficients // Sve stck so we cn use the internl registers // Stck PROLOGUE J26 = J27-64; K26 = K27-64;; [J27 += -28] = CJMP; K27 = K27-2;; Q[J ] = XR27:24; Q[K ] = YR27:24;; Q[J27 + 2] = XR31:28; Q[K ] = YR31:28;; Q[J ] = J19:16; Q[K ] = K19:16;; Q[J ] = J23:2; Q[K ] = K23:2;; // Stck PROLOGUE ENDS // Set number of smples to be generted/filtered // (outerloop, 4 smples ech itertion) // Set number of times to go through filter kernel to use whole filter // (innerloop, 4 coeffs/tps ech itertion) yr24 = N ; // Number of smples xr24 = [FStte + k_offs] ;; // Number of coeffs j = [FStte + p_offs] ;; // Set j to point to ltest smple in dely // line, ie x[i+k-1] jl = xr24 ; // Circulr buffer length = Number of coeffs R24 = ASHIFT R24 BY -2 ;; // Divide number of smples nd coeffs by 4 LC1 = yr24 ; // Number of itertions for outerloop (LC1) = // Number of smples/4 jb = [FStte + d_offs] ;; // Circulr buffer bse ddress = dely line // buffer bse ddress lign_code 4; outerloop: k1 = [FStte + h_offs] ; // Set k1 to point to coefficient buffer LC = xr24 ;; // Number of itertions for innerloop (LC) = // Number of coeffs/4 // Lod input smples nd coeffs R7:4 = q[xin+=4] ;; // Get x[i+k+3]:x[i+k] from input smple buffer R11:8 = q[k1+=4] ;; // Get c[k+3]:c[k] from coefficient buffer R19:16 = R7:4 ; // Sve x[i+k+3]:x[i+k] for lter store in // dely line // Perform initil complex mult between dt nd coeffs nd store in clered // MACs xmr3:2 += R7 ** R8 (CI) ; // y[i+3] = + x[i+k+3] ** c[k] ymr3:2 += R5 ** R8 (CI) ;; // y[i+1] = + x[i+k+1] ** c[k] xmr1: += R6 ** R8 (CI) ; // y[i+2] = + x[i+k+2] ** c[k] ymr1: += R4 ** R8 (CI) ; // y[i+] = + x[i+k+] ** c[k] R3: = CB Q[j+=-4] ;; // Get x[i+k-1]:x[i+k-4] lign_code 4; innerloop: // Iterte through filter length xmr3:2 += R6 ** R9 (I) ; // y[i+3] = y[i+3] + x[i+k+2] ** c[k+1] ymr3:2 += R4 ** R9 (I) ;; // y[i+1] = y[i+1] + x[i+k+] ** c[k+1] 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 7 of 1

8 xmr1: += R5 ** R9 (I) ; // y[i+2] = y[i+2] + x[i+k+1] ** c[k+1] ymr1: += R3 ** R9 (I) ; // y[i+] = y[i+] + x[i+k-1] ** c[k+1] R23:2 = q[k1+=4] ;; // Get c[k+7]:c[k+4] xmr3:2 += R5 ** R1 (I) ; // y[i+3] = y[i+3] + x[i+k+1] ** c[k+2] ymr3:2 += R3 ** R1 (I) ;; // y[i+1] = y[i+1] + x[i+k-1] ** c[k+2] xmr1: += R4 ** R1 (I) ; // y[i+2] = y[i+2] + x[i+k+] ** c[k+2] ymr1: += R2 ** R1 (I) ; // y[i+] = y[i+] + x[i+k-2] ** c[k+2] R9:8 = R21:2 ;; // Use c[k+5]:c[k+4] xmr3:2 += R4 ** R11 (I) ; // y[i+3] = y[i+3] + x[i+k+] ** c[k+3] ymr3:2 += R2 ** R11 (I) ; // y[i+1] = y[i+1] + x[i+k-2] ** c[k+3] R7:4 = R3: ;; // Shift x[i+k-1]:x[i+k-4] into x[i+k+3]:x[i+k] xmr1: += R3 ** R11 (I) ; // y[i+2] = y[i+2] + x[i+k-1] ** c[k+3] ymr1: += R1 ** R11 (I) ; // y[i+] = y[i+] + x[i+k-3] ** c[k+3] R11:1 = R23:22 ;; // Use c[k+7]:c[k+6] xr15:14 = MR3:2, MR3:2 += R7 ** R8 (I); // y[i+3] = y[i+3] + x[i+k-1] ** c[k+4] yr15:14 = MR3:2, MR3:2 += R5 ** R8 (I);; // y[i+1] = y[i+2] + x[i+k-3] ** c[k+4] if NLCE, JUMP innerloop ; // All filter tps computed? xr13:12 = MR1:, MR1: += R6 ** R8 (I); // y[i+2] = y[i+2] + x[i+k-2] ** c[k+4] yr13:12 = MR1:, MR1: += R4 ** R8 (I); // y[i+] = y[i+] + x[i+k-4] ** c[k+4] R3: = CB Q[j+=-4] ;; // Get x[i+k-5]:x[i+k-8] j=j+8 (CB) ; sr12 = COMPACT R13:12 (IS);; // Trnsfer result from MACs nd compct // from 32-bit to 16-bit (with sturtion) CB q[j+=j31] = xr19:16 ; // Store x[i+k+3]:x[i+k] in dely line buffer sr13 = COMPACT R15:14 (IS);; // Trnsfer result from MACs nd compct from // 32-bit to 16-bit (with sturtion) lign_code 4; if NLC1E, JUMP outerloop ; // All smples computed? q[yout+=4] = R13:12 ;; // Store 4 output smples in output buffer [FStte + p_offs] = j ;; // Sve j to point to ltest smple in dely // line, ie x[i+k-1] // Restore stck nd return to clling function // EPILOGUE STARTS CJMP = [J ];; YR27:24 = q[k ]; XR27:24 = q[j ];; YR31:28 = q[k ]; XR31:28 = q[j27 + 2];; K19:16 = q[k ]; J19:16 = q[j ];; K23:2 = q[k ]; J23:2 = q[j ];; CJMP (ABS); J27:24=q[J26+68]; K27:24=q[K26+68]; nop;; // EPILOGUE ENDS _fir_16_compend: Listing 7 fir_16_compsm fir16_relsm section progrm; globl _fir16_rel; _fir16_rel: 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 8 of 1

9 // Locl defines #define Yout j4 #define Xin j5 #define INPUT_LEN j6 #define FIR_STATE j7 // Offsets to stte struct elements #define coeff_offs #define dely_offs 1 #define idx_offs 2 #define nof_coeff_offs 3 //PROLOGUE J26 = J27-64; K26 = K27-64;; [J27 += -28] = CJMP; K27 = K27-2;; Q[J ] = XR27:24; Q[K ] = YR27:24;; Q[J27 + 2] = XR31:28; Q[K ] = YR31:28;; Q[J ] = J19:16; Q[K ] = K19:16;; Q[J ] = J23:2; Q[K ] = K23:2;; //PROLOGUE ENDS k = [FIR_STATE + coeff_offs];; k = k + k;; // Times 2 for short dt ccess j = k;; j = j + x1;; xr3: yr3: xr3: yr3: = sdab q[k += x8]; // Prelod filter coeffs to CBX = sdab q[j += x8];; // Prelod skewed coeffs copy into CBY = sdab q[k += x8]; = sdab q[j += x8];; xr2 = INPUT_LEN;; // Expnd the coeffs into 2 identicl short words(16 bits) ech SR11:8 = MERGE R1:, R1:;; SR15:12 = MERGE R3:2, R3:2;; // Divide by two since two outputs re clculted simultneously xr2 = ASHIFT R2 by -1;; j11 = -1;; // increment for i/p pointer j = Xin + x2; // The first dt will be picked from dely line LC = xr2 ;; R27:24 = DAB q[j += 4];; // Prefetch R27:24 = DAB q[j += 4];; j8 = [FIR_STATE + dely_offs];; // Get pointer to dely line ///////// Loop over number of input smples //////// lign_code 4; loop_: R3: = R27:24;; MR3: += R9:8 * R25:24 (CI); R31:28 = DAB q[j += 4];; MR3: += R11:1 * R27:26 (I); R27:24 = DAB q[j += j11];; MR3: += R13:12 * R29:28 (I); R27:24 = DAB q[j += 4];; MR3: += R15:14 * R31:3 (I); R27:24 = DAB q[j += 4];; sr23:22 = COMPACT MR3: (IS);; 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 9 of 1

10 R7:4 = R31:28;; sr21 = R23 + R22;; if NLCE, jump loop_; l[yout += x2] = xyr21;; /////////// End of loop_ //////////////// q[j8 += x4] = xr3:;; // Store dely line q[j8 += j31] = xr7:4;; // EPILOGUE STARTS CJMP = [J ];; YR27:24 = q[k ]; XR27:24 = q[j ];; YR31:28 = q[k ]; XR31:28 = q[j27 + 2];; K19:16 = q[k ]; J19:16 = q[j ];; K23:2 = q[k ]; J23:2 = q[j ];; CJMP (ABS); J27:24=q[J26+68]; K27:24=q[K26+68]; nop;; // EPILOGUE ENDS _fir16_relend: Listing 8 fir16_relsm Document History Version Rev 1 Jnury 13, 24 by Kls Brink Description Initil Relese 16-bit FIR Filters on ADSP-TS2x TigerSHARC Processors (EE-211) Pge 1 of 1

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-186 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-295 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-169 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-188 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-245 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-208 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-204 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

Enginner To Engineer Note

Enginner To Engineer Note Technicl Notes on using Anlog Devices DSP components nd development tools from the DSP Division Phone: (800) ANALOG-D, FAX: (781) 461-3010, EMAIL: dsp_pplictions@nlog.com, FTP: ftp.nlog.com Using n ADSP-2181

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-270 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t processor.support@nlog.com nd dsptools.support@nlog.com Or visit

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-232 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our

More information

a Technical Notes on using Analog Devices' DSP components and development tools

a Technical Notes on using Analog Devices' DSP components and development tools Engineer To Engineer Note EE-146 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Data Flow on a Queue Machine. Bruno R. Preiss. Copyright (c) 1987 by Bruno R. Preiss, P.Eng. All rights reserved.

Data Flow on a Queue Machine. Bruno R. Preiss. Copyright (c) 1987 by Bruno R. Preiss, P.Eng. All rights reserved. Dt Flow on Queue Mchine Bruno R. Preiss 2 Outline Genesis of dt-flow rchitectures Sttic vs. dynmic dt-flow rchitectures Pseudo-sttic dt-flow execution model Some dt-flow mchines Simple queue mchine Prioritized

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-167 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-069 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

EECS150 - Digital Design Lecture 23 - High-level Design and Optimization 3, Parallelism and Pipelining

EECS150 - Digital Design Lecture 23 - High-level Design and Optimization 3, Parallelism and Pipelining EECS150 - Digitl Design Lecture 23 - High-level Design nd Optimiztion 3, Prllelism nd Pipelining Nov 12, 2002 John Wwrzynek Fll 2002 EECS150 - Lec23-HL3 Pge 1 Prllelism Prllelism is the ct of doing more

More information

Accelerating 3D convolution using streaming architectures on FPGAs

Accelerating 3D convolution using streaming architectures on FPGAs Accelerting 3D convolution using streming rchitectures on FPGAs Hohun Fu, Robert G. Clpp, Oskr Mencer, nd Oliver Pell ABSTRACT We investigte FPGA rchitectures for ccelerting pplictions whose dominnt cost

More information

Data sharing in OpenMP

Data sharing in OpenMP Dt shring in OpenMP Polo Burgio polo.burgio@unimore.it Outline Expressing prllelism Understnding prllel threds Memory Dt mngement Dt cluses Synchroniztion Brriers, locks, criticl sections Work prtitioning

More information

UT1553B BCRT True Dual-port Memory Interface

UT1553B BCRT True Dual-port Memory Interface UTMC APPICATION NOTE UT553B BCRT True Dul-port Memory Interfce INTRODUCTION The UTMC UT553B BCRT is monolithic CMOS integrted circuit tht provides comprehensive MI-STD- 553B Bus Controller nd Remote Terminl

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-272 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t processor.support@nlog.com nd dsptools.support@nlog.com Or visit

More information

Geometric transformations

Geometric transformations Geometric trnsformtions Computer Grphics Some slides re bsed on Shy Shlom slides from TAU mn n n m m T A,,,,,, 2 1 2 22 12 1 21 11 Rows become columns nd columns become rows nm n n m m A,,,,,, 1 1 2 22

More information

Fig.25: the Role of LEX

Fig.25: the Role of LEX The Lnguge for Specifying Lexicl Anlyzer We shll now study how to uild lexicl nlyzer from specifiction of tokens in the form of list of regulr expressions The discussion centers round the design of n existing

More information

Agilent Mass Hunter Software

Agilent Mass Hunter Software Agilent Mss Hunter Softwre Quick Strt Guide Use this guide to get strted with the Mss Hunter softwre. Wht is Mss Hunter Softwre? Mss Hunter is n integrl prt of Agilent TOF softwre (version A.02.00). Mss

More information

How to Design REST API? Written Date : March 23, 2015

How to Design REST API? Written Date : March 23, 2015 Visul Prdigm How Design REST API? Turil How Design REST API? Written Dte : Mrch 23, 2015 REpresenttionl Stte Trnsfer, n rchitecturl style tht cn be used in building networked pplictions, is becoming incresingly

More information

Allocator Basics. Dynamic Memory Allocation in the Heap (malloc and free) Allocator Goals: malloc/free. Internal Fragmentation

Allocator Basics. Dynamic Memory Allocation in the Heap (malloc and free) Allocator Goals: malloc/free. Internal Fragmentation Alloctor Bsics Dynmic Memory Alloction in the Hep (mlloc nd free) Pges too corse-grined for llocting individul objects. Insted: flexible-sized, word-ligned blocks. Allocted block (4 words) Free block (3

More information

IZT DAB ContentServer, IZT S1000 Testing DAB Receivers Using ETI

IZT DAB ContentServer, IZT S1000 Testing DAB Receivers Using ETI IZT DAB ContentServer, IZT S1000 Testing DAB Receivers Using ETI Appliction Note Rel-time nd offline modultion from ETI files Generting nd nlyzing ETI files Rel-time interfce using EDI/ETI IZT DAB CONTENTSERVER

More information

Stack. A list whose end points are pointed by top and bottom

Stack. A list whose end points are pointed by top and bottom 4. Stck Stck A list whose end points re pointed by top nd bottom Insertion nd deletion tke plce t the top (cf: Wht is the difference between Stck nd Arry?) Bottom is constnt, but top grows nd shrinks!

More information

In the last lecture, we discussed how valid tokens may be specified by regular expressions.

In the last lecture, we discussed how valid tokens may be specified by regular expressions. LECTURE 5 Scnning SYNTAX ANALYSIS We know from our previous lectures tht the process of verifying the syntx of the progrm is performed in two stges: Scnning: Identifying nd verifying tokens in progrm.

More information

CHAPTER III IMAGE DEWARPING (CALIBRATION) PROCEDURE

CHAPTER III IMAGE DEWARPING (CALIBRATION) PROCEDURE CHAPTER III IMAGE DEWARPING (CALIBRATION) PROCEDURE 3.1 Scheimpflug Configurtion nd Perspective Distortion Scheimpflug criterion were found out to be the best lyout configurtion for Stereoscopic PIV, becuse

More information

6.2 Volumes of Revolution: The Disk Method

6.2 Volumes of Revolution: The Disk Method mth ppliction: volumes by disks: volume prt ii 6 6 Volumes of Revolution: The Disk Method One of the simplest pplictions of integrtion (Theorem 6) nd the ccumultion process is to determine so-clled volumes

More information

UNIT 11. Query Optimization

UNIT 11. Query Optimization UNIT Query Optimiztion Contents Introduction to Query Optimiztion 2 The Optimiztion Process: An Overview 3 Optimiztion in System R 4 Optimiztion in INGRES 5 Implementing the Join Opertors Wei-Png Yng,

More information

Computer Arithmetic Logical, Integer Addition & Subtraction Chapter

Computer Arithmetic Logical, Integer Addition & Subtraction Chapter Computer Arithmetic Logicl, Integer Addition & Sutrction Chpter 3.-3.3 3.3 EEC7 FQ 25 MIPS Integer Representtion -it signed integers,, e.g., for numeric opertions 2 s s complement: one representtion for

More information

What do all those bits mean now? Number Systems and Arithmetic. Introduction to Binary Numbers. Questions About Numbers

What do all those bits mean now? Number Systems and Arithmetic. Introduction to Binary Numbers. Questions About Numbers Wht do ll those bits men now? bits (...) Number Systems nd Arithmetic or Computers go to elementry school instruction R-formt I-formt... integer dt number text chrs... floting point signed unsigned single

More information

Midterm 2 Sample solution

Midterm 2 Sample solution Nme: Instructions Midterm 2 Smple solution CMSC 430 Introduction to Compilers Fll 2012 November 28, 2012 This exm contins 9 pges, including this one. Mke sure you hve ll the pges. Write your nme on the

More information

Complete Coverage Path Planning of Mobile Robot Based on Dynamic Programming Algorithm Peng Zhou, Zhong-min Wang, Zhen-nan Li, Yang Li

Complete Coverage Path Planning of Mobile Robot Based on Dynamic Programming Algorithm Peng Zhou, Zhong-min Wang, Zhen-nan Li, Yang Li 2nd Interntionl Conference on Electronic & Mechnicl Engineering nd Informtion Technology (EMEIT-212) Complete Coverge Pth Plnning of Mobile Robot Bsed on Dynmic Progrmming Algorithm Peng Zhou, Zhong-min

More information

Tree Structured Symmetrical Systems of Linear Equations and their Graphical Solution

Tree Structured Symmetrical Systems of Linear Equations and their Graphical Solution Proceedings of the World Congress on Engineering nd Computer Science 4 Vol I WCECS 4, -4 October, 4, Sn Frncisco, USA Tree Structured Symmetricl Systems of Liner Equtions nd their Grphicl Solution Jime

More information

A Formalism for Functionality Preserving System Level Transformations

A Formalism for Functionality Preserving System Level Transformations A Formlism for Functionlity Preserving System Level Trnsformtions Smr Abdi Dniel Gjski Center for Embedded Computer Systems UC Irvine Center for Embedded Computer Systems UC Irvine Irvine, CA 92697 Irvine,

More information

1 Quad-Edge Construction Operators

1 Quad-Edge Construction Operators CS48: Computer Grphics Hndout # Geometric Modeling Originl Hndout #5 Stnford University Tuesdy, 8 December 99 Originl Lecture #5: 9 November 99 Topics: Mnipultions with Qud-Edge Dt Structures Scribe: Mike

More information

What do all those bits mean now? Number Systems and Arithmetic. Introduction to Binary Numbers. Questions About Numbers

What do all those bits mean now? Number Systems and Arithmetic. Introduction to Binary Numbers. Questions About Numbers Wht do ll those bits men now? bits (...) Number Systems nd Arithmetic or Computers go to elementry school instruction R-formt I-formt... integer dt number text chrs... floting point signed unsigned single

More information

Revisiting the notion of Origin-Destination Traffic Matrix of the Hosts that are attached to a Switched Local Area Network

Revisiting the notion of Origin-Destination Traffic Matrix of the Hosts that are attached to a Switched Local Area Network Interntionl Journl of Distributed nd Prllel Systems (IJDPS) Vol., No.6, November 0 Revisiting the notion of Origin-Destintion Trffic Mtrix of the Hosts tht re ttched to Switched Locl Are Network Mondy

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd business. Introducing technology

More information

CS201 Discussion 10 DRAWTREE + TRIES

CS201 Discussion 10 DRAWTREE + TRIES CS201 Discussion 10 DRAWTREE + TRIES DrwTree First instinct: recursion As very generic structure, we could tckle this problem s follows: drw(): Find the root drw(root) drw(root): Write the line for the

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd processes. Introducing technology

More information

PARALLEL AND DISTRIBUTED COMPUTING

PARALLEL AND DISTRIBUTED COMPUTING PARALLEL AND DISTRIBUTED COMPUTING 2009/2010 1 st Semester Teste Jnury 9, 2010 Durtion: 2h00 - No extr mteril llowed. This includes notes, scrtch pper, clcultor, etc. - Give your nswers in the ville spce

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd processes. Introducing technology

More information

2 Computing all Intersections of a Set of Segments Line Segment Intersection

2 Computing all Intersections of a Set of Segments Line Segment Intersection 15-451/651: Design & Anlysis of Algorithms Novemer 14, 2016 Lecture #21 Sweep-Line nd Segment Intersection lst chnged: Novemer 8, 2017 1 Preliminries The sweep-line prdigm is very powerful lgorithmic design

More information

From Dependencies to Evaluation Strategies

From Dependencies to Evaluation Strategies From Dependencies to Evlution Strtegies Possile strtegies: 1 let the user define the evlution order 2 utomtic strtegy sed on the dependencies: use locl dependencies to determine which ttriutes to compute

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-302 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

2014 Haskell January Test Regular Expressions and Finite Automata

2014 Haskell January Test Regular Expressions and Finite Automata 0 Hskell Jnury Test Regulr Expressions nd Finite Automt This test comprises four prts nd the mximum mrk is 5. Prts I, II nd III re worth 3 of the 5 mrks vilble. The 0 Hskell Progrmming Prize will be wrded

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd processes. Introducing technology

More information

EasyMP Network Projection Operation Guide

EasyMP Network Projection Operation Guide EsyMP Network Projection Opertion Guide Contents 2 Introduction to EsyMP Network Projection EsyMP Network Projection Fetures... 5 Disply Options... 6 Multi-Screen Disply Function... 6 Movie Sending Mode...

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd business. Introducing technology

More information

Today. Search Problems. Uninformed Search Methods. Depth-First Search Breadth-First Search Uniform-Cost Search

Today. Search Problems. Uninformed Search Methods. Depth-First Search Breadth-First Search Uniform-Cost Search Uninformed Serch [These slides were creted by Dn Klein nd Pieter Abbeel for CS188 Intro to AI t UC Berkeley. All CS188 mterils re vilble t http://i.berkeley.edu.] Tody Serch Problems Uninformed Serch Methods

More information

Section 3.1: Sequences and Series

Section 3.1: Sequences and Series Section.: Sequences d Series Sequences Let s strt out with the definition of sequence: sequence: ordered list of numbers, often with definite pttern Recll tht in set, order doesn t mtter so this is one

More information

Epson Projector Content Manager Operation Guide

Epson Projector Content Manager Operation Guide Epson Projector Content Mnger Opertion Guide Contents 2 Introduction to the Epson Projector Content Mnger Softwre 3 Epson Projector Content Mnger Fetures... 4 Setting Up the Softwre for the First Time

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-148 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Lecture 10 Evolutionary Computation: Evolution strategies and genetic programming

Lecture 10 Evolutionary Computation: Evolution strategies and genetic programming Lecture 10 Evolutionry Computtion: Evolution strtegies nd genetic progrmming Evolution strtegies Genetic progrmming Summry Negnevitsky, Person Eduction, 2011 1 Evolution Strtegies Another pproch to simulting

More information

Section 10.4 Hyperbolas

Section 10.4 Hyperbolas 66 Section 10.4 Hyperbols Objective : Definition of hyperbol & hyperbols centered t (0, 0). The third type of conic we will study is the hyperbol. It is defined in the sme mnner tht we defined the prbol

More information

MATH 2530: WORKSHEET 7. x 2 y dz dy dx =

MATH 2530: WORKSHEET 7. x 2 y dz dy dx = MATH 253: WORKSHT 7 () Wrm-up: () Review: polr coordintes, integrls involving polr coordintes, triple Riemnn sums, triple integrls, the pplictions of triple integrls (especilly to volume), nd cylindricl

More information

Caches I. CSE 351 Spring Instructor: Ruth Anderson

Caches I. CSE 351 Spring Instructor: Ruth Anderson L16: Cches I Cches I CSE 351 Spring 2017 Instructor: Ruth Anderson Teching Assistnts: Dyln Johnson Kevin Bi Linxing Preston Jing Cody Ohlsen Yufng Sun Joshu Curtis L16: Cches I Administrivi Homework 3,

More information

Parallel Square and Cube Computations

Parallel Square and Cube Computations Prllel Squre nd Cube Computtions Albert A. Liddicot nd Michel J. Flynn Computer Systems Lbortory, Deprtment of Electricl Engineering Stnford University Gtes Building 5 Serr Mll, Stnford, CA 945, USA liddicot@stnford.edu

More information

Questions About Numbers. Number Systems and Arithmetic. Introduction to Binary Numbers. Negative Numbers?

Questions About Numbers. Number Systems and Arithmetic. Introduction to Binary Numbers. Negative Numbers? Questions About Numbers Number Systems nd Arithmetic or Computers go to elementry school How do you represent negtive numbers? frctions? relly lrge numbers? relly smll numbers? How do you do rithmetic?

More information

Sage CRM 2017 R3 Software Requirements and Mobile Features. Updated: August 2017

Sage CRM 2017 R3 Software Requirements and Mobile Features. Updated: August 2017 Sge CRM 2017 R3 Softwre Requirements nd Mobile Fetures Updted: August 2017 2017, The Sge Group plc or its licensors. Sge, Sge logos, nd Sge product nd service nmes mentioned herein re the trdemrks of The

More information

Unit #9 : Definite Integral Properties, Fundamental Theorem of Calculus

Unit #9 : Definite Integral Properties, Fundamental Theorem of Calculus Unit #9 : Definite Integrl Properties, Fundmentl Theorem of Clculus Gols: Identify properties of definite integrls Define odd nd even functions, nd reltionship to integrl vlues Introduce the Fundmentl

More information

Representation of Numbers. Number Representation. Representation of Numbers. 32-bit Unsigned Integers 3/24/2014. Fixed point Integer Representation

Representation of Numbers. Number Representation. Representation of Numbers. 32-bit Unsigned Integers 3/24/2014. Fixed point Integer Representation Representtion of Numbers Number Representtion Computer represent ll numbers, other thn integers nd some frctions with imprecision. Numbers re stored in some pproximtion which cn be represented by fixed

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd business. Introducing technology

More information

CS 268: IP Multicast Routing

CS 268: IP Multicast Routing Motivtion CS 268: IP Multicst Routing Ion Stoic April 5, 2004 Mny pplictions requires one-to-mny communiction - E.g., video/udio conferencing, news dissemintion, file updtes, etc. Using unicst to replicte

More information

Sage CRM 2018 R1 Software Requirements and Mobile Features. Updated: May 2018

Sage CRM 2018 R1 Software Requirements and Mobile Features. Updated: May 2018 Sge CRM 2018 R1 Softwre Requirements nd Mobile Fetures Updted: My 2018 2018, The Sge Group plc or its licensors. Sge, Sge logos, nd Sge product nd service nmes mentioned herein re the trdemrks of The Sge

More information

Dynamic Programming. Andreas Klappenecker. [partially based on slides by Prof. Welch] Monday, September 24, 2012

Dynamic Programming. Andreas Klappenecker. [partially based on slides by Prof. Welch] Monday, September 24, 2012 Dynmic Progrmming Andres Klppenecker [prtilly bsed on slides by Prof. Welch] 1 Dynmic Progrmming Optiml substructure An optiml solution to the problem contins within it optiml solutions to subproblems.

More information

CS 241. Fall 2017 Midterm Review Solutions. October 24, Bits and Bytes 1. 3 MIPS Assembler 6. 4 Regular Languages 7.

CS 241. Fall 2017 Midterm Review Solutions. October 24, Bits and Bytes 1. 3 MIPS Assembler 6. 4 Regular Languages 7. CS 241 Fll 2017 Midterm Review Solutions Octoer 24, 2017 Contents 1 Bits nd Bytes 1 2 MIPS Assemly Lnguge Progrmming 2 3 MIPS Assemler 6 4 Regulr Lnguges 7 5 Scnning 9 1 Bits nd Bytes 1. Give two s complement

More information

Systems I. Logic Design I. Topics Digital logic Logic gates Simple combinational logic circuits

Systems I. Logic Design I. Topics Digital logic Logic gates Simple combinational logic circuits Systems I Logic Design I Topics Digitl logic Logic gtes Simple comintionl logic circuits Simple C sttement.. C = + ; Wht pieces of hrdwre do you think you might need? Storge - for vlues,, C Computtion

More information

MIPS I/O and Interrupt

MIPS I/O and Interrupt MIPS I/O nd Interrupt Review Floting point instructions re crried out on seprte chip clled coprocessor 1 You hve to move dt to/from coprocessor 1 to do most common opertions such s printing, clling functions,

More information

An Efficient Divide and Conquer Algorithm for Exact Hazard Free Logic Minimization

An Efficient Divide and Conquer Algorithm for Exact Hazard Free Logic Minimization An Efficient Divide nd Conquer Algorithm for Exct Hzrd Free Logic Minimiztion J.W.J.M. Rutten, M.R.C.M. Berkelr, C.A.J. vn Eijk, M.A.J. Kolsteren Eindhoven University of Technology Informtion nd Communiction

More information

Sage CRM 2017 R2 Software Requirements and Mobile Features. Revision: IMP-MAT-ENG-2017R2-2.0 Updated: August 2017

Sage CRM 2017 R2 Software Requirements and Mobile Features. Revision: IMP-MAT-ENG-2017R2-2.0 Updated: August 2017 Sge CRM 2017 R2 Softwre Requirements nd Mobile Fetures Revision: IMP-MAT-ENG-2017R2-2.0 Updted: August 2017 2017, The Sge Group plc or its licensors. Sge, Sge logos, nd Sge product nd service nmes mentioned

More information

Fall 2018 Midterm 1 October 11, ˆ You may not ask questions about the exam except for language clarifications.

Fall 2018 Midterm 1 October 11, ˆ You may not ask questions about the exam except for language clarifications. 15-112 Fll 2018 Midterm 1 October 11, 2018 Nme: Andrew ID: Recittion Section: ˆ You my not use ny books, notes, extr pper, or electronic devices during this exm. There should be nothing on your desk or

More information

ECEN 468 Advanced Logic Design Lecture 36: RTL Optimization

ECEN 468 Advanced Logic Design Lecture 36: RTL Optimization ECEN 468 Advnced Logic Design Lecture 36: RTL Optimiztion ECEN 468 Lecture 36 RTL Design Optimiztions nd Trdeoffs 6.5 While creting dtpth during RTL design, there re severl optimiztions nd trdeoffs, involving

More information

Ray surface intersections

Ray surface intersections Ry surfce intersections Some primitives Finite primitives: polygons spheres, cylinders, cones prts of generl qudrics Infinite primitives: plnes infinite cylinders nd cones generl qudrics A finite primitive

More information

Caches I. CSE 351 Autumn Instructor: Justin Hsia

Caches I. CSE 351 Autumn Instructor: Justin Hsia L01: Intro, L01: L16: Combintionl Introduction Cches I Logic CSE369, CSE351, Autumn 2016 Cches I CSE 351 Autumn 2016 Instructor: Justin Hsi Teching Assistnts: Chris M Hunter Zhn John Kltenbch Kevin Bi

More information

On Computation and Resource Management in Networked Embedded Systems

On Computation and Resource Management in Networked Embedded Systems On Computtion nd Resource Mngement in Networed Embedded Systems Soheil Ghisi Krlene Nguyen Elheh Bozorgzdeh Mjid Srrfzdeh Computer Science Deprtment University of Cliforni, Los Angeles, CA 90095 soheil,

More information

c360 Add-On Solutions

c360 Add-On Solutions c360 Add-On Solutions Functionlity Dynmics CRM 2011 c360 Record Editor Reltionship Explorer Multi-Field Serch Alerts Console c360 Core Productivity Pck "Does your tem resist using CRM becuse updting dt

More information

Slides for Data Mining by I. H. Witten and E. Frank

Slides for Data Mining by I. H. Witten and E. Frank Slides for Dt Mining y I. H. Witten nd E. Frnk Simplicity first Simple lgorithms often work very well! There re mny kinds of simple structure, eg: One ttriute does ll the work All ttriutes contriute eqully

More information

Product of polynomials. Introduction to Programming (in C++) Numerical algorithms. Product of polynomials. Product of polynomials

Product of polynomials. Introduction to Programming (in C++) Numerical algorithms. Product of polynomials. Product of polynomials Product of polynomils Introduction to Progrmming (in C++) Numericl lgorithms Jordi Cortdell, Ricrd Gvldà, Fernndo Orejs Dept. of Computer Science, UPC Given two polynomils on one vrile nd rel coefficients,

More information

Caches I. CSE 351 Autumn 2018

Caches I. CSE 351 Autumn 2018 Cches I CSE 351 Autumn 2018 Instructors: Mx Willsey Luis Ceze Teching Assistnts: Britt Henderson Luks Joswik Josie Lee Wei Lin Dniel Snitkovsky Luis Veg Kory Wtson Ivy Yu Alt text: I looked t some of the

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-312 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-328 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

1. SEQUENCES INVOLVING EXPONENTIAL GROWTH (GEOMETRIC SEQUENCES)

1. SEQUENCES INVOLVING EXPONENTIAL GROWTH (GEOMETRIC SEQUENCES) Numbers nd Opertions, Algebr, nd Functions 45. SEQUENCES INVOLVING EXPONENTIAL GROWTH (GEOMETRIC SEQUENCES) In sequence of terms involving eponentil growth, which the testing service lso clls geometric

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd processes. Introducing technology

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd business. Introducing technology

More information

Small Business Networking

Small Business Networking Why network is n essentil productivity tool for ny smll business Effective technology is essentil for smll businesses looking to increse the productivity of their people nd processes. Introducing technology

More information

pdfapilot Server 2 Manual

pdfapilot Server 2 Manual pdfpilot Server 2 Mnul 2011 by clls softwre gmbh Schönhuser Allee 6/7 D 10119 Berlin Germny info@cllssoftwre.com www.cllssoftwre.com Mnul clls pdfpilot Server 2 Pge 2 clls pdfpilot Server 2 Mnul Lst modified:

More information

TECHNICAL NOTE MANAGING JUNIPER SRX PCAP DATA. Displaying the PCAP Data Column

TECHNICAL NOTE MANAGING JUNIPER SRX PCAP DATA. Displaying the PCAP Data Column TECHNICAL NOTE MANAGING JUNIPER SRX PCAP DATA APRIL 2011 If your STRM Console is configured to integrte with the Juniper JunOS Pltform DSM, STRM cn receive, process, nd store Pcket Cpture (PCAP) dt from

More information

Epson iprojection Operation Guide (Windows/Mac)

Epson iprojection Operation Guide (Windows/Mac) Epson iprojection Opertion Guide (Windows/Mc) Contents 2 Introduction to Epson iprojection 5 Epson iprojection Fetures... 6 Connection to Vrious Devices... 6 Four-Pnel Disply... 6 Chnge Presenters nd Projection

More information

EasyMP Multi PC Projection Operation Guide

EasyMP Multi PC Projection Operation Guide EsyMP Multi PC Projection Opertion Guide Contents 2 Introduction to EsyMP Multi PC Projection 5 EsyMP Multi PC Projection Fetures... 6 Connection to Vrious Devices... 6 Four-Pnel Disply... 6 Chnge Presenters

More information

Pin-down Cache: A Virtual Memory Management Technique for Zero-copy Communication

Pin-down Cache: A Virtual Memory Management Technique for Zero-copy Communication Pin-down Cche: A Virtul Memory Mngement Technique for Zero-copy Communiction Hiroshi Tezuk, Frncis 0 Cnoll, Atsushi Hori, nd Yutk Ishikw Rel World Computing Prtnership { tezuk, ocrroll, hori, ishikw) @rwcp.or.jp

More information

COMP 423 lecture 11 Jan. 28, 2008

COMP 423 lecture 11 Jan. 28, 2008 COMP 423 lecture 11 Jn. 28, 2008 Up to now, we hve looked t how some symols in n lphet occur more frequently thn others nd how we cn sve its y using code such tht the codewords for more frequently occuring

More information

SIMPLIFYING ALGEBRA PASSPORT.

SIMPLIFYING ALGEBRA PASSPORT. SIMPLIFYING ALGEBRA PASSPORT www.mthletics.com.u This booklet is ll bout turning complex problems into something simple. You will be ble to do something like this! ( 9- # + 4 ' ) ' ( 9- + 7-) ' ' Give

More information

Topic 2: Lexing and Flexing

Topic 2: Lexing and Flexing Topic 2: Lexing nd Flexing COS 320 Compiling Techniques Princeton University Spring 2016 Lennrt Beringer 1 2 The Compiler Lexicl Anlysis Gol: rek strem of ASCII chrcters (source/input) into sequence of

More information

Address/Data Control. Port latch. Multiplexer

Address/Data Control. Port latch. Multiplexer 4.1 I/O PORT OPERATION As discussed in chpter 1, ll four ports of the 8051 re bi-directionl. Ech port consists of ltch (Specil Function Registers P0, P1, P2, nd P3), n output driver, nd n input buffer.

More information

File Manager Quick Reference Guide. June Prepared for the Mayo Clinic Enterprise Kahua Deployment

File Manager Quick Reference Guide. June Prepared for the Mayo Clinic Enterprise Kahua Deployment File Mnger Quick Reference Guide June 2018 Prepred for the Myo Clinic Enterprise Khu Deployment NVIGTION IN FILE MNGER To nvigte in File Mnger, users will mke use of the left pne to nvigte nd further pnes

More information

NOTES. Figure 1 illustrates typical hardware component connections required when using the JCM ICB Asset Ticket Generator software application.

NOTES. Figure 1 illustrates typical hardware component connections required when using the JCM ICB Asset Ticket Generator software application. ICB Asset Ticket Genertor Opertor s Guide Septemer, 2016 Septemer, 2016 NOTES Opertor s Guide ICB Asset Ticket Genertor Softwre Instlltion nd Opertion This document contins informtion for downloding, instlling,

More information

CSCI 446: Artificial Intelligence

CSCI 446: Artificial Intelligence CSCI 446: Artificil Intelligence Serch Instructor: Michele Vn Dyne [These slides were creted by Dn Klein nd Pieter Abbeel for CS188 Intro to AI t UC Berkeley. All CS188 mterils re vilble t http://i.berkeley.edu.]

More information