An IEEE Decimal Parallel and Pipelined FPGA Floating Point Multiplier
|
|
- Reynold Price
- 6 years ago
- Views:
Transcription
1 An IEEE Decimal Parallel and Pipelined FPGA Floating Point Multiplier Malte Baesler, Sven Ole Voigt, Thomas Teufel Institute for Reliable Computing Hamburg University of Technology September 1st, 2010
2 Agenda 1. Introduction a)why Decimal Floating Point Arithmetic? b)what are the Requirements on the Decimal Multiplier? 2. Decimal Fixed Point Multiplier 3. Decimal Floating Point Multiplier 4. Post Place & Route Results a)fixed Point Multiplier b)floating Point Multiplier 1/30
3 Introduction 2/30
4 Why decimal floating point arithmetic? avoid conversion errors human centric applications required for commercial applications, e.g. interest calculation 2/30
5 Why decimal floating point arithmetic? avoid conversion errors human centric applications required for commercial applications, e.g. interest calculation IEEE Standard for Floating Point Arithmetic published in August 2008 replaces IEEE and IEEE binary and decimal floating point arithmetic 2/30
6 Floating Point Arithmetic IEEE Floating Point Arithmetic decimal64 data format radix b=10 significand precision p=16 exponent range q min = 398, q max =369 3/30
7 Requirements on the multiplier fast low resource usage IEEE compliant pipelined due to re use in accurate scalar product fully combinational optimized for FPGA architecture (Virtex5) internal fast carry chain DSP48E slices 4/30
8 Requirements on the multiplier fast low resource usage IEEE compliant pipelined due to re use in accurate scalar product fully combinational optimized for FPGA architecture (Virtex5) internal fast carry chain DSP48E slices 4/30
9 Decimal Fixed Point Multiplier 5/30
10 Fixed Point Multiplier How does multiplication work? school method: partial product generation accumulation of partial products = /30
11 Fixed Point Multiplier based on concepts of A. Vazquez, E. Antelo, P.Montuschi 1 fully combinational BCD recoding schemes fast partial product generation fast BCD 4221 carry save adder reduction tree 1 A new family of high performance parallel decimal multipliers, 18 th IEEE Symposium on Computer Arithmetic, June /30
12 Fixed Point Multiplier ABCD 8421 BBCD 8421 p digits p digits DRec PPGen P 0 BCD 4221 P 1 BCD P p+1 BCD 4221 CSAT 2p CPA SBCD p digits S_sBCD p S_wBCD 4221 PPGen DRec Partial Product Generator Decimal Recoding Unit CSAT CPA Carry Save Adder Tree Carry Propagation Adder 7/30
13 Decimal Recoding ABCD 8421 BBCD 8421 p digits p digits DRec PPGen P 0 BCD 4221 P 1 BCD P p+1 BCD 4221 CSAT 2p CPA SBCD p digits S_sBCD p S_wBCD 4221 PPGen DRec Partial Product Generator Decimal Recoding Unit CSAT CPA Carry Save Adder Tree Carry Propagation Adder 8/30
14 Decimal Recoding transforms the multiplier's digit set {0, 9} into { 5, 5} reduces number of multiplicand multiples A 1, A 2, A 3, A 4, A 5 very fast operation, no ripple carry 8/30
15 Partial Product Generator ABCD 8421 BBCD 8421 p digits p digits DRec PPGen P 0 BCD 4221 P 1 BCD P p+1 BCD 4221 CSAT 2p CPA SBCD p digits S_sBCD p S_wBCD 4221 PPGen DRec Partial Product Generator Decimal Recoding Unit CSAT CPA Carry Save Adder Tree Carry Propagation Adder 9/30
16 Partial Product Generator calculates multiples exploits correlation between shift operation and constant value multiplication X = X X = X BCD Recoding is fast fixed value shift operation is for free only A 3 requires one carry propagate adder generates partial products P 0 P p 1 by selection of A 1 A 5 10's complement for A 1, A 2, A 3, A 4, A 5 B k 0: X n X 0 = X n X 0 1 9/30
17 BCD 4221 Carry Save Adder Tree ABCD 8421 BBCD 8421 p digits p digits DRec PPGen P 0 BCD 4221 P 1 BCD P p+1 BCD 4221 CSAT 2p CPA SBCD p digits S_sBCD p S_wBCD 4221 PPGen DRec Partial Product Generator Decimal Recoding Unit CSAT CPA Carry Save Adder Tree Carry Propagation Adder 10/30
18 Carry Save Adder Tree carry save adder tree sums up p+1 partial products P 3 P 2 P 1... P p+1 10/30
19 Carry Save Adder Tree CSA tree with respect to decimal recoding sign extension P 1 sign extension P 2 C 1 sign extension P 3 C 2... P p+1 C p 10/30
20 Carry Save Adder Tree improved CSA tree with respect to decimal recoding P 1 P 2 C 1 P 3 C 2... P p+1 C p improved sign extension 10/30
21 Improved Sign Extension adding several words composed of leading nines and following zeros always yields to a word composed of 0, 8, and 9. For example = x position of 0, 8, and 9 can be calculated very fast by means of FPGA's fast carry chain for c k X NegDC k ={9 in =0 sign k =1 8 for c in k =1 sign k =1 0 else c out in k =c k 1 ={ 1 for sign =1 k in c k else 11/30
22 Fixed Point Multiplier ABCD 8421 BBCD 8421 p digits p digits DRec PPGen P 0 BCD 4221 P 1 BCD P p+1 BCD 4221 CSAT 2p CPA SBCD p digits S_sBCD p S_wBCD 4221 PPGen DRec Partial Product Generator Decimal Recoding Unit CSAT CPA Carry Save Adder Tree Carry Propagation Adder 12/30
23 Fixed Point Multiplier ABCD 8421 BBCD 8421 p digits p digits DRec PPGen P 0 BCD 4221 P 1 BCD P p+1 BCD 4221 CSAT 2p CPA SBCD p digits S_sBCD p S_wBCD 4221 PPGen DRec Partial Product Generator Decimal Recoding Unit CSAT CPA Carry Save Adder Tree Carry Propagation Adder 12/30
24 Decimal Floating Point Multiplier 13/30
25 Decimal Floating Point Multiplier additional units for rounding, exponent computation and data format encoding/decoding based on M. Erle, B. Hickmann, M.Schulte 2 early estimation of shift left amount fully IEEE compliant support for gradual underflow and all rounding modes adapted to FPGA technology 2 Decimal Floating Point Multiplication, IEEE Transaction on Computers, VOL. 58, NO. 7, July /30
26 Y Densily Packed Decimal (DPD) Decoder X X = 0x03C B9C1E Y = 0x CB0D10 Leading Zeros Count / Shift Left Amount Computation Decimal Fixed Point Multipliplier Left Shift Register Exponent Computation Carry Propagate Adder Round Up Detection Overflow / Underflow Correction Rounding Unit Exception Unit DPD Encoder exception signals X Y 14/30
27 Y Densily Packed Decimal (DPD) Decoder Leading Zeros Count / Shift Left Amount Computation X Decimal Fixed Point Multipliplier X = 0x03C B9C1E Y = 0x CB0D10 X = EXP 156 Y = EXP 250 X Y = EXP 406 Left Shift Register Exponent Computation Carry Propagate Adder Round Up Detection Overflow / Underflow Correction Rounding Unit Exception Unit DPD Encoder exception signals X Y 15/30
28 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Decimal Fixed Point Multipliplier Left Shift Register Z = significand(x Y) Z = Zs = Zc = Exponent Computation Carry Propagate Adder Round Up Detection Overflow / Underflow Correction Rounding Unit Exception Unit DPD Encoder exception signals X Y 16/30
29 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Exponent Computation Decimal Fixed Point Multipliplier Left Shift Register Carry Propagate Adder Z = significand(x Y) Z = Zs = Zc = LZ(X)=6, LZ(Y)=6, SLA=min(6+6, p)=12 Z = Zs = Zc = Round Up Detection Overflow / Underflow Correction Rounding Unit Exception Unit DPD Encoder exception signals X Y 17/30
30 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Exponent Computation Decimal Fixed Point Multipliplier Left Shift Register Carry Propagate Adder Z = significand(x Y) Z = Zs = Zc = LZ(X)=6, LZ(Y)=6, SLA=min(6+6, p)=12 Z = Zs = Zc = Round Up Detection Overflow / Underflow Correction Z' = , G=6, R=9, sb='0' Rounding Unit Exception Unit DPD Encoder exception signals X Y 18/30
31 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Exponent Computation Decimal Fixed Point Multipliplier Left Shift Register Carry Propagate Adder Z = significand(x Y) Z = Zs = Zc = LZ(X)=6, LZ(Y)=6, SLA=min(6+6, p)=12 Z = Zs = Zc = Round Up Detection Overflow / Underflow Correction Z' = , G=6, R=9, sb='0' exponent = p SLA = 402 Rounding Unit Exception Unit DPD Encoder exception signals X Y 19/30
32 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Exponent Computation Decimal Fixed Point Multipliplier Left Shift Register Carry Propagate Adder Z = significand(x Y) Z = Zs = Zc = LZ(X)=6, LZ(Y)=6, SLA=min(6+6, p)=12 Z = Zs = Zc = Round Up Detection Overflow / Underflow Correction Z' = , G=6, R=9, sb='0' exponent = p SLA = 402 Exception Unit Rounding Unit DPD Encoder Z'' = , G=6, R=3, sb='1' exponent = 398 exception signals X Y 20/30
33 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Exponent Computation Decimal Fixed Point Multipliplier Left Shift Register Carry Propagate Adder Z = significand(x Y) Z = Zs = Zc = LZ(X)=6, LZ(Y)=6, SLA=min(6+6, p)=12 Z = Zs = Zc = Round Up Detection Overflow / Underflow Correction Z' = , G=6, R=9, sb='0' exponent = p SLA = 402 Exception Unit exception signals Rounding Unit DPD Encoder X Y Z'' = , G=6, R=3, sb='1' exponent = 398 round up Z''' = EXP /30
34 Y Densily Packed Decimal (DPD) Decoder X X = EXP 156 Y = EXP 250 X Y = EXP 406 Leading Zeros Count / Shift Left Amount Computation Exponent Computation Decimal Fixed Point Multipliplier Left Shift Register Carry Propagate Adder Z = significand(x Y) Z = Zs = Zc = LZ(X)=6, LZ(Y)=6, SLA=min(6+6, p)=12 Z = Zs = Zc = Round Up Detection Overflow / Underflow Correction Z' = , G=6, R=9, sb='0' exponent = p SLA = 402 Exception Unit exception signals Rounding Unit DPD Encoder X Y Z'' = , G=6, R=3, sb='1' exponent = 398 round up Z''' = EXP 398 Z = 0x BCCC493 invalid inexact overflow underflow 22/30
35 fixed point multiplier output type1 type2 type3 redundant (delayed CPA) redundant (delayed CPA) non redundant CPA length (digits) p+2 = 18 p+2 = 18 2 p = 32 shift register multiplier based multiplexer based multiplexer based decimal fixed point multiplier Ps Pc shift register shift register Qs u Qs l Qc u Qc l decimal fixed point multiplier Ps Pc CPA (2 p) CPA (p+2) CPA (p 2)... OR shift register... OR product G R sticky bit product G R sticky bit 23/30
36 fixed point multiplier output type1 type2 type3 redundant (delayed CPA) redundant (delayed CPA) non redundant CPA length (digits) p+2 = 18 p+2 = 18 2 p = 32 shift register multiplier based multiplexer based multiplexer based decimal fixed point multiplier Ps Pc shift register shift register Qs u Qs l Qc u Qc l decimal fixed point multiplier Ps Pc CPA (2 p) CPA (p+2) CPA (p 2)... OR shift register... OR product G R sticky bit product G R sticky bit 23/30
37 fixed point multiplier output type1 type2 type3 redundant (delayed CPA) redundant (delayed CPA) non redundant CPA length (digits) p+2 = 18 p+2 = 18 2 p = 32 shift register multiplier based multiplexer based multiplexer based decimal fixed point multiplier Ps Pc shift register shift register Qs u Qs l Qc u Qc l decimal fixed point multiplier Ps Pc CPA (2 p) CPA (p+2) CPA (p 2)... OR shift register... OR product G R sticky bit product G R sticky bit 23/30
38 fixed point multiplier output type1 type2 type3 redundant (delayed CPA) redundant (delayed CPA) non redundant CPA length (digits) p+2 = 18 p+2 = 18 2 p = 32 shift register multiplier based multiplexer based multiplexer based shifting through multiplication: X n X 2 n requires two DSP48Es per 32bit shift saves LUTs DSP48E X(31:16) MUL ADD shift 2 k X(15:0) MUL DSP48E Y(31:16) Y(15:0) 24/30
39 Post Place & Route Results 25/30
40 Decimal Fixed Point Multiplier with CPA output Xilinx Virtex5, speed grade 2 up to 13 pipeline registers, configurable via VHDL generics LUTs, FFs combined LUTs and FFs 25/30
41 Decimal Fixed Point Multiplier with CPA output Xilinx Virtex5, speed grade 2 up to 13 pipeline registers, configurable via VHDL generics LUTs, FFs combined LUTs and FFs 25/30
42 Decimal Floating Point Multiplier 26/30
43 Decimal Floating Point Multiplier 27/30
44 Decimal Floating Point Multiplier Type1 mul based shifting, delayed CPA Type2 mux based shifting, delayed CPA Type3 mux based shifting, no delayed CPA #LUTs #FFs #(LUT + FFs) #DSP48E approx. 70% of the LUTs are used by the fixed point multiplier (for Type2 and Type3) medium Virtex5 XC5VLX110T: LUTs ~ 11.5% 13% 28/30
45 Comparison to binary floating point multiplier 64 bit binary floating point multiplier generated with CoreGen no DSP48E Type2 decimal vs. CoreGen binary multiplier decimal binary decimal binary number of LUTs number of pipeline registers max. frequency (MHz) number of pipeline registers decimal mult. : more LUTs binary mult. : times faster 29/30
46 Comparison to binary floating point multiplier 64 bit binary floating point multiplier generated with CoreGen no DSP48E Type2 decimal vs. CoreGen binary multiplier decimal binary decimal binary number of LUTs number of pipeline registers max. frequency (MHz) number of pipeline registers decimal mult. : more LUTs binary mult. : times faster 29/30
47 Summary decimal fixed point multiplier parallel, fully combinational configurable number of pipeline stages decimal floating point multiplier configurable number of pipeline stages three different implementations tradeoff: area vs. speed future work: fully IEEE compliant co processor 30/30
48 Thank you for your attention!!!
Multiplicand multiples generator (MMGen)
2010 International Conference on Field Programmable Logic and Applications An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier Malte Baesler, Sven-Ole Voigt, Thomas Teufel Institute
More informationI. Introduction. India; 2 Assistant Professor, Department of Electronics & Communication Engineering, SRIT, Jabalpur (M.P.
A Decimal / Binary Multi-operand Adder using a Fast Binary to Decimal Converter-A Review Ruchi Bhatt, Divyanshu Rao, Ravi Mohan 1 M. Tech Scholar, Department of Electronics & Communication Engineering,
More informationAn Efficient Implementation of Floating Point Multiplier
An Efficient Implementation of Floating Point Multiplier Mohamed Al-Ashrafy Mentor Graphics Mohamed_Samy@Mentor.com Ashraf Salem Mentor Graphics Ashraf_Salem@Mentor.com Wagdy Anis Communications and Electronics
More informationInternational Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm Pallavi Ramteke 1, Dr. N. N. Mhala 2, Prof. P. R. Lakhe M.Tech [IV Sem], Dept. of Comm. Engg., S.D.C.E, [Selukate],
More informationEE878 Special Topics in VLSI. Computer Arithmetic for Digital Signal Processing
EE878 Special Topics in VLSI Computer Arithmetic for Digital Signal Processing Part 6b High-Speed Multiplication - II Spring 2017 Koren Part.6b.1 Accumulating the Partial Products After generating partial
More informationImplementation of Floating Point Multiplier Using Dadda Algorithm
Implementation of Floating Point Multiplier Using Dadda Algorithm Abstract: Floating point multiplication is the most usefull in all the computation application like in Arithematic operation, DSP application.
More informationUNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666
UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer Arithmetic ECE 666 Part 6b High-Speed Multiplication - II Israel Koren ECE666/Koren Part.6b.1 Accumulating the Partial
More informationTiming for Ripple Carry Adder
Timing for Ripple Carry Adder 1 2 3 Look Ahead Method 5 6 7 8 9 Look-Ahead, bits wide 10 11 Multiplication Simple Gradeschool Algorithm for 32 Bits (6 Bit Result) Multiplier Multiplicand AND gates 32
More informationEfficient Radix-10 Multiplication Using BCD Codes
Efficient Radix-10 Multiplication Using BCD Codes P.Ranjith Kumar Reddy M.Tech VLSI, Department of ECE, CMR Institute of Technology. P.Navitha Assistant Professor, Department of ECE, CMR Institute of Technology.
More informationUniversity, Patiala, Punjab, India 1 2
1102 Design and Implementation of Efficient Adder based Floating Point Multiplier LOKESH BHARDWAJ 1, SAKSHI BAJAJ 2 1 Student, M.tech, VLSI, 2 Assistant Professor,Electronics and Communication Engineering
More informationVHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS
VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS I.V.VAIBHAV 1, K.V.SAICHARAN 1, B.SRAVANTHI 1, D.SRINIVASULU 2 1 Students of Department of ECE,SACET, Chirala, AP, India 2 Associate
More informationA High Speed Binary Floating Point Multiplier Using Dadda Algorithm
455 A High Speed Binary Floating Point Multiplier Using Dadda Algorithm B. Jeevan, Asst. Professor, Dept. of E&IE, KITS, Warangal. jeevanbs776@gmail.com S. Narender, M.Tech (VLSI&ES), KITS, Warangal. narender.s446@gmail.com
More informationImproved Combined Binary/Decimal Fixed-Point Multipliers
Improved Combined Binary/Decimal Fixed-Point Multipliers Brian Hickmann and Michael Schulte University of Wisconsin - Madison Dept. of Electrical and Computer Engineering Madison, WI 53706 brian@hickmann.us
More informationCPE300: Digital System Architecture and Design
CPE300: Digital System Architecture and Design Fall 2011 MW 17:30-18:45 CBC C316 Arithmetic Unit 10122011 http://www.egr.unlv.edu/~b1morris/cpe300/ 2 Outline Recap Fixed Point Arithmetic Addition/Subtraction
More informationA Decimal Floating Point Arithmetic Unit for Embedded System Applications using VLSI Techniques
A Decimal Floating Point Arithmetic Unit for Embedded System Applications using VLSI Techniques Rajeshwari Mathapati #1, Shrikant. K.Shirakol *2 # Dept of E&CE, S.D.M. College of Engg. and Tech., Dharwad,
More informationDouble Precision Floating-Point Multiplier using Coarse-Grain Units
Double Precision Floating-Point Multiplier using Coarse-Grain Units Rui Duarte INESC-ID/IST/UTL. rduarte@prosys.inesc-id.pt Mário Véstias INESC-ID/ISEL/IPL. mvestias@deetc.isel.ipl.pt Horácio Neto INESC-ID/IST/UTL
More informationFigurel. TEEE-754 double precision floating point format. Keywords- Double precision, Floating point, Multiplier,FPGA,IEEE-754.
AN FPGA BASED HIGH SPEED DOUBLE PRECISION FLOATING POINT MULTIPLIER USING VERILOG N.GIRIPRASAD (1), K.MADHAVA RAO (2) VLSI System Design,Tudi Ramireddy Institute of Technology & Sciences (1) Asst.Prof.,
More informationHigh Throughput Radix-D Multiplication Using BCD
High Throughput Radix-D Multiplication Using BCD Y.Raj Kumar PG Scholar, VLSI&ES, Dept of ECE, Vidya Bharathi Institute of Technology, Janagaon, Warangal, Telangana. Dharavath Jagan, M.Tech Associate Professor,
More informationAn FPGA based Implementation of Floating-point Multiplier
An FPGA based Implementation of Floating-point Multiplier L. Rajesh, Prashant.V. Joshi and Dr.S.S. Manvi Abstract In this paper we describe the parameterization, implementation and evaluation of floating-point
More informationISSN Vol.03,Issue.05, July-2015, Pages:
WWW.IJITECH.ORG ISSN 2321-8665 Vol.03,Issue.05, July-2015, Pages:0707-0713 Evaluation of Fast Radix-10 Multiplication using Redundant BCD Codes for Speedup and Simplify Applications B. NAGARJUN SINGH 1,
More informationAn FPGA Based Floating Point Arithmetic Unit Using Verilog
An FPGA Based Floating Point Arithmetic Unit Using Verilog T. Ramesh 1 G. Koteshwar Rao 2 1PG Scholar, Vaagdevi College of Engineering, Telangana. 2Assistant Professor, Vaagdevi College of Engineering,
More informationCOMPARISION OF PARALLEL BCD MULTIPLICATION IN LUT-6 FPGA AND 64-BIT FLOTING POINT ARITHMATIC USING VHDL
COMPARISION OF PARALLEL BCD MULTIPLICATION IN LUT-6 FPGA AND 64-BIT FLOTING POINT ARITHMATIC USING VHDL Mrs. Vibha Mishra M Tech (Embedded System And VLSI Design) GGITS,Jabalpur Prof. Vinod Kapse Head
More informationImplementation of Double Precision Floating Point Multiplier in VHDL
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Implementation of Double Precision Floating Point Multiplier in VHDL 1 SUNKARA YAMUNA
More informationSigned Multiplication Multiply the positives Negate result if signs of operand are different
Another Improvement Save on space: Put multiplier in product saves on speed: only single shift needed Figure: Improved hardware for multiplication Signed Multiplication Multiply the positives Negate result
More informationHigh Speed Multiplication Using BCD Codes For DSP Applications
High Speed Multiplication Using BCD Codes For DSP Applications Balasundaram 1, Dr. R. Vijayabhasker 2 PG Scholar, Dept. Electronics & Communication Engineering, Anna University Regional Centre, Coimbatore,
More informationDivide: Paper & Pencil
Divide: Paper & Pencil 1001 Quotient Divisor 1000 1001010 Dividend -1000 10 101 1010 1000 10 Remainder See how big a number can be subtracted, creating quotient bit on each step Binary => 1 * divisor or
More informationIEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers
International Journal of Research in Computer Science ISSN 2249-8257 Volume 1 Issue 1 (2011) pp. 1-7 White Globe Publications www.ijorcs.org IEEE-754 compliant Algorithms for Fast Multiplication of Double
More informationImproved Design of High Performance Radix-10 Multiplication Using BCD Codes
International OPEN ACCESS Journal ISSN: 2249-6645 Of Modern Engineering Research (IJMER) Improved Design of High Performance Radix-10 Multiplication Using BCD Codes 1 A. Anusha, 2 C.Ashok Kumar 1 M.Tech
More informationFloating Point. The World is Not Just Integers. Programming languages support numbers with fraction
1 Floating Point The World is Not Just Integers Programming languages support numbers with fraction Called floating-point numbers Examples: 3.14159265 (π) 2.71828 (e) 0.000000001 or 1.0 10 9 (seconds in
More informationFloating Point Numbers
Floating Point Numbers Summer 8 Fractional numbers Fractional numbers fixed point Floating point numbers the IEEE 7 floating point standard Floating point operations Rounding modes CMPE Summer 8 Slides
More informationComputer Architecture and Organization
3-1 Chapter 3 - Arithmetic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Chapter 3 Arithmetic 3-2 Chapter 3 - Arithmetic Chapter Contents 3.1 Fixed Point Addition and Subtraction
More informationPrinciples of Computer Architecture. Chapter 3: Arithmetic
3-1 Chapter 3 - Arithmetic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Chapter 3: Arithmetic 3-2 Chapter 3 - Arithmetic 3.1 Overview Chapter Contents 3.2 Fixed Point Addition
More informationArithmetic for Computers. Hwansoo Han
Arithmetic for Computers Hwansoo Han Arithmetic for Computers Operations on integers Addition and subtraction Multiplication and division Dealing with overflow Floating-point real numbers Representation
More informationA Radix-10 SRT Divider Based on Alternative BCD Codings
A Radix-10 SRT Divider Based on Alternative BCD Codings Alvaro Vázquez, Elisardo Antelo University of Santiago de Compostela Dept. of Electronic and Computer Science 782 Santiago de Compostela, Spain alvaro@dec.usc.es,
More informationDesign and Implementation of IEEE-754 Decimal Floating Point Adder, Subtractor and Multiplier
International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 8958, Volume-4 Issue 1, October 2014 Design and Implementation of IEEE-754 Decimal Floating Point Adder, Subtractor and Multiplier
More informationParallel FIR Filters. Chapter 5
Chapter 5 Parallel FIR Filters This chapter describes the implementation of high-performance, parallel, full-precision FIR filters using the DSP48 slice in a Virtex-4 device. ecause the Virtex-4 architecture
More informationDigital Computer Arithmetic
Digital Computer Arithmetic Part 6 High-Speed Multiplication Soo-Ik Chae Spring 2010 Koren Chap.6.1 Speeding Up Multiplication Multiplication involves 2 basic operations generation of partial products
More informationA Library of Parameterized Floating-point Modules and Their Use
A Library of Parameterized Floating-point Modules and Their Use Pavle Belanović and Miriam Leeser Department of Electrical and Computer Engineering Northeastern University Boston, MA, 02115, USA {pbelanov,mel}@ece.neu.edu
More informationChapter 2 Float Point Arithmetic. Real Numbers in Decimal Notation. Real Numbers in Decimal Notation
Chapter 2 Float Point Arithmetic Topics IEEE Floating Point Standard Fractional Binary Numbers Rounding Floating Point Operations Mathematical properties Real Numbers in Decimal Notation Representation
More informationArchitecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier
Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier Sahdev D. Kanjariya VLSI & Embedded Systems Design Gujarat Technological University PG School Ahmedabad,
More informationChapter 4. Combinational Logic
Chapter 4. Combinational Logic Tong In Oh 1 4.1 Introduction Combinational logic: Logic gates Output determined from only the present combination of inputs Specified by a set of Boolean functions Sequential
More informationArea Efficient, Low Power Array Multiplier for Signed and Unsigned Number. Chapter 3
Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number Chapter 3 Area Efficient, Low Power Array Multiplier for Signed and Unsigned Number Chapter 3 3.1 Introduction The various sections
More informationComputer Architecture and IC Design Lab. Chapter 3 Part 2 Arithmetic for Computers Floating Point
Chapter 3 Part 2 Arithmetic for Computers Floating Point Floating Point Representation for non integral numbers Including very small and very large numbers 4,600,000,000 or 4.6 x 10 9 0.0000000000000000000000000166
More informationA New Family of High Performance Parallel Decimal Multipliers
A New Family of High Performance Parallel Decimal Multipliers Alvaro Vázquez, Elisardo Antelo University of Santiago de Compostela Dept. of Electronic and Computer Science 15782 Santiago de Compostela,
More informationFloating Point Arithmetic
Floating Point Arithmetic CS 365 Floating-Point What can be represented in N bits? Unsigned 0 to 2 N 2s Complement -2 N-1 to 2 N-1-1 But, what about? very large numbers? 9,349,398,989,787,762,244,859,087,678
More informationVendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs
Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs Presented by Xin Fang Advisor: Professor Miriam Leeser ECE Department Northeastern University 1 Outline Background
More informationInternational Journal of Research in Computer and Communication Technology, Vol 4, Issue 11, November- 2015
Design of Dadda Algorithm based Floating Point Multiplier A. Bhanu Swetha. PG.Scholar: M.Tech(VLSISD), Department of ECE, BVCITS, Batlapalem. E.mail:swetha.appari@gmail.com V.Ramoji, Asst.Professor, Department
More informationISSN Vol.02, Issue.11, December-2014, Pages:
ISSN 2322-0929 Vol.02, Issue.11, December-2014, Pages:1208-1212 www.ijvdcs.org Implementation of Area Optimized Floating Point Unit using Verilog G.RAJA SEKHAR 1, M.SRIHARI 2 1 PG Scholar, Dept of ECE,
More informationDesign and Optimized Implementation of Six-Operand Single- Precision Floating-Point Addition
2011 International Conference on Advancements in Information Technology With workshop of ICBMG 2011 IPCSIT vol.20 (2011) (2011) IACSIT Press, Singapore Design and Optimized Implementation of Six-Operand
More informationFig.1. Floating point number representation of single-precision (32-bit). Floating point number representation in double-precision (64-bit) format:
1313 DESIGN AND PERFORMANCE ANALYSIS OF DOUBLE- PRECISION FLOATING POINT MULTIPLIER USING URDHVA TIRYAGBHYAM SUTRA Y SRINIVASA RAO 1, T SUBHASHINI 2, K RAMBABU 3 P.G Student 1, Assistant Professor 2, Assistant
More informationInteger Multiplication. Back to Arithmetic. Integer Multiplication. Example (Fig 4.25)
Back to Arithmetic Before, we did Representation of integers Addition/Subtraction Logical ops Forecast Integer Multiplication Integer Division Floating-point Numbers Floating-point Addition/Multiplication
More informationDESIGN AND IMPLEMENTATION OF FAST DECIMAL MULTIPLIER USING SMSD ENCODING TECHNIQUE
RESEARCH ARTICLE OPEN ACCESS DESIGN AND IMPLEMENTATION OF FAST DECIMAL MULTIPLIER USING SMSD ENCODING TECHNIQUE S.Sirisha PG Scholar Department of Electronics and Communication Engineering AITS, Kadapa,
More informationMeasuring Improvement When Using HUB Formats to Implement Floating-Point Systems under Round-to- Nearest
Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems under Round-to- Nearest Abstract: This paper analyzes the benefits of using half-unitbiased (HUB) formats to implement floatingpoint
More informationResearch Article Efficient Realization of BCD Multipliers Using FPGAs
Hindawi International Journal of Reconfigurable Computing Volume 217, Article ID 24148, 12 pages https://doi.org/1.1155/217/24148 Research Article Efficient Realization of BCD Multipliers Using FPGAs Shuli
More informationThomas Polzer Institut für Technische Informatik
Thomas Polzer tpolzer@ecs.tuwien.ac.at Institut für Technische Informatik Operations on integers Addition and subtraction Multiplication and division Dealing with overflow Floating-point real numbers VO
More informationBryant and O Hallaron, Computer Systems: A Programmer s Perspective, Third Edition. Carnegie Mellon
Carnegie Mellon Floating Point 15-213/18-213/14-513/15-513: Introduction to Computer Systems 4 th Lecture, Sept. 6, 2018 Today: Floating Point Background: Fractional binary numbers IEEE floating point
More informationComputer Architecture Set Four. Arithmetic
Computer Architecture Set Four Arithmetic Arithmetic Where we ve been: Performance (seconds, cycles, instructions) Abstractions: Instruction Set Architecture Assembly Language and Machine Language What
More informationThe Sign consists of a single bit. If this bit is '1', then the number is negative. If this bit is '0', then the number is positive.
IEEE 754 Standard - Overview Frozen Content Modified by on 13-Sep-2017 Before discussing the actual WB_FPU - Wishbone Floating Point Unit peripheral in detail, it is worth spending some time to look at
More informationImplementation of Double Precision Floating Point Multiplier Using Wallace Tree Multiplier
Implementation of Double Precision Floating Point Multiplier Using Wallace Tree Multiplier Y. Ramya sri 1, V B K L Aruna 2 P.G. Student, Department of Electronics Engineering, V.R Siddhartha Engineering
More informationComputer Arithmetic andveriloghdl Fundamentals
Computer Arithmetic andveriloghdl Fundamentals Joseph Cavanagh Santa Clara University California, USA ( r ec) CRC Press vf J TayiorS«. Francis Group ^"*" "^ Boca Raton London New York CRC Press is an imprint
More informationHigh Performance and Area Efficient DSP Architecture using Dadda Multiplier
2017 IJSRST Volume 3 Issue 6 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology High Performance and Area Efficient DSP Architecture using Dadda Multiplier V.Kiran Kumar
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: Implementation of Floating Point Multiplier on Reconfigurable
More informationDESIGN TRADEOFF ANALYSIS OF FLOATING-POINT. ADDER IN FPGAs
DESIGN TRADEOFF ANALYSIS OF FLOATING-POINT ADDER IN FPGAs A Thesis Submitted to the College of Graduate Studies and Research In Partial Fulfillment of the Requirements For the Degree of Master of Science
More informationFPGA Based Acceleration of Decimal Operations
FPGA Based Acceleration of Decimal Operations Alberto Nannarelli Dept. Informatics and Mathematical Modelling Technical University of Denmark Kongens Lyngby, Denmark Email: an@imm.dtu.dk Abstract Field
More informationFPGA based High Speed Double Precision Floating Point Divider
FPGA based High Speed Double Precision Floating Point Divider Addanki Purna Ramesh Department of ECE, Sri Vasavi Engineering College, Pedatadepalli, Tadepalligudem, India. Dhanalakshmi Balusu Department
More informationFloating-point representations
Lecture 10 Floating-point representations Methods of representing real numbers (1) 1. Fixed-point number system limited range and/or limited precision results must be scaled 100101010 1111010 100101010.1111010
More informationFloating Point : Introduction to Computer Systems 4 th Lecture, May 25, Instructor: Brian Railing. Carnegie Mellon
Floating Point 15-213: Introduction to Computer Systems 4 th Lecture, May 25, 2018 Instructor: Brian Railing Today: Floating Point Background: Fractional binary numbers IEEE floating point standard: Definition
More informationFloating-point representations
Lecture 10 Floating-point representations Methods of representing real numbers (1) 1. Fixed-point number system limited range and/or limited precision results must be scaled 100101010 1111010 100101010.1111010
More informationLogiCORE IP Floating-Point Operator v6.2
LogiCORE IP Floating-Point Operator v6.2 Product Guide Table of Contents SECTION I: SUMMARY IP Facts Chapter 1: Overview Unsupported Features..............................................................
More informationC NUMERIC FORMATS. Overview. IEEE Single-Precision Floating-point Data Format. Figure C-0. Table C-0. Listing C-0.
C NUMERIC FORMATS Figure C-. Table C-. Listing C-. Overview The DSP supports the 32-bit single-precision floating-point data format defined in the IEEE Standard 754/854. In addition, the DSP supports an
More informationArithmetic Logic Unit. Digital Computer Design
Arithmetic Logic Unit Digital Computer Design Arithmetic Circuits Arithmetic circuits are the central building blocks of computers. Computers and digital logic perform many arithmetic functions: addition,
More informationSystem Programming CISC 360. Floating Point September 16, 2008
System Programming CISC 360 Floating Point September 16, 2008 Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties Powerpoint Lecture Notes for Computer Systems:
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: Configuring Floating Point Multiplier on Spartan 2E Hardware
More informationDESIGN OF RADIX-8 BOOTH MULTIPLIER USING KOGGESTONE ADDER FOR HIGH SPEED ARITHMETIC APPLICATIONS
DESIGN OF RADIX-8 BOOTH MULTIPLIER USING KOGGESTONE ADDER FOR HIGH SPEED ARITHMETIC APPLICATIONS Paladugu Srinivas Teja MTech,Department of Electronics and Communication Engineering, CVSR College Of Engineering,JNTU
More informationPipelined High Speed Double Precision Floating Point Multiplier Using Dadda Algorithm Based on FPGA
RESEARCH ARTICLE OPEN ACCESS Pipelined High Speed Double Precision Floating Point Multiplier Using Dadda Algorithm Based on FPGA J.Rupesh Kumar, G.Ram Mohan, Sudershanraju.Ch M. Tech Scholar, Dept. of
More informationTopics. 6.1 Number Systems and Radix Conversion 6.2 Fixed-Point Arithmetic 6.3 Seminumeric Aspects of ALU Design 6.4 Floating-Point Arithmetic
6-1 Chapter 6 Computer Arithmetic and the Arithmetic Unit Chapter 6: Computer Arithmetic and the Arithmetic Unit Topics 6.1 Number Systems and Radix Conversion 6.2 Fixed-Point Arithmetic 6.3 Seminumeric
More informationQuixilica Floating Point FPGA Cores
Data sheet Quixilica Floating Point FPGA Cores Floating Point Adder - 169 MFLOPS* on VirtexE-8 Floating Point Multiplier - 152 MFLOPS* on VirtexE-8 Floating Point Divider - 189 MFLOPS* on VirtexE-8 Floating
More informationHigh Performance Architecture for Reciprocal Function Evaluation on Virtex II FPGA
EurAsia-ICT 00, Shiraz-Iran, 9-31 Oct. High Performance Architecture for Reciprocal Function Evaluation on Virtex II FPGA M. Anane, H. Bessalah and N. Anane Centre de Développement des Technologies Avancées
More informationUser Manual for FC100
Sundance Multiprocessor Technology Limited User Manual Form : QCF42 Date : 6 July 2006 Unit / Module Description: IEEE-754 Floating-point FPGA IP Core Unit / Module Number: FC100 Document Issue Number:
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: September 18, 2017 at 12:48 CS429 Slideset 4: 1 Topics of this Slideset
More informationDigital Logic & Computer Design CS Professor Dan Moldovan Spring 2010
Digital Logic & Computer Design CS 434 Professor Dan Moldovan Spring 2 Copyright 27 Elsevier 5- Chapter 5 :: Digital Building Blocks Digital Design and Computer Architecture David Money Harris and Sarah
More informationDouble Precision Floating-Point Arithmetic on FPGAs
MITSUBISHI ELECTRIC ITE VI-Lab Title: Double Precision Floating-Point Arithmetic on FPGAs Internal Reference: Publication Date: VIL04-D098 Author: S. Paschalakis, P. Lee Rev. A Dec. 2003 Reference: Paschalakis,
More informationSystems I. Floating Point. Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties
Systems I Floating Point Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties IEEE Floating Point IEEE Standard 754 Established in 1985 as uniform standard for
More informationInf2C - Computer Systems Lecture 2 Data Representation
Inf2C - Computer Systems Lecture 2 Data Representation Boris Grot School of Informatics University of Edinburgh Last lecture Moore s law Types of computer systems Computer components Computer system stack
More informationDESIGN OF A COMPOSITE ARITHMETIC UNIT FOR RATIONAL NUMBERS
DESIGN OF A COMPOSITE ARITHMETIC UNIT FOR RATIONAL NUMBERS Tomasz Pinkiewicz, Neville Holmes, and Tariq Jamil School of Computing University of Tasmania Launceston, Tasmania 7250 AUSTRALIA Abstract: As
More informationCS Computer Architecture. 1. Explain Carry Look Ahead adders in detail
1. Explain Carry Look Ahead adders in detail A carry-look ahead adder (CLA) is a type of adder used in digital logic. A carry-look ahead adder improves speed by reducing the amount of time required to
More informationFloating Point. CSE 238/2038/2138: Systems Programming. Instructor: Fatma CORUT ERGİN. Slides adapted from Bryant & O Hallaron s slides
Floating Point CSE 238/2038/2138: Systems Programming Instructor: Fatma CORUT ERGİN Slides adapted from Bryant & O Hallaron s slides Today: Floating Point Background: Fractional binary numbers IEEE floating
More informationFloating Point January 24, 2008
15-213 The course that gives CMU its Zip! Floating Point January 24, 2008 Topics IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties class04.ppt 15-213, S 08 Floating
More informationEfficient Floating-Point Representation for Balanced Codes for FPGA Devices (preprint version)
Efficient Floating-Point Representation for Balanced Codes for FPGA Devices (preprint version) Abstract We propose a floating point representation to deal efficiently with arithmetic operations in codes
More informationOPTIMIZING THE POWER USING FUSED ADD MULTIPLIER
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 11, November 2014,
More informationFloating Point (with contributions from Dr. Bin Ren, William & Mary Computer Science)
Floating Point (with contributions from Dr. Bin Ren, William & Mary Computer Science) Floating Point Background: Fractional binary numbers IEEE floating point standard: Definition Example and properties
More informationCS/COE0447: Computer Organization
CS/COE0447: Computer Organization and Assembly Language Chapter 3 Sangyeun Cho Dept. of Computer Science Five classic components I am like a control tower I am like a pack of file folders I am like a conveyor
More informationCS/COE0447: Computer Organization
Five classic components CS/COE0447: Computer Organization and Assembly Language I am like a control tower I am like a pack of file folders Chapter 3 I am like a conveyor belt + service stations I exchange
More informationEE260: Logic Design, Spring n Integer multiplication. n Booth s algorithm. n Integer division. n Restoring, non-restoring
EE 260: Introduction to Digital Design Arithmetic II Yao Zheng Department of Electrical Engineering University of Hawaiʻi at Mānoa Overview n Integer multiplication n Booth s algorithm n Integer division
More informationComputer Organization and Architecture (CSCI-365) Sample Final Exam
Computer Organization and Architecture (CSCI-365) Sample Final Exam NAME: STUDENT NUMBER 1. Consider a computer system with 64Kbytes main memory and 256bytes cache. If we assume the cache line size is
More informationComparison of Adders for optimized Exponent Addition circuit in IEEE754 Floating point multiplier using VHDL
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 07 (July 2015), PP.60-65 Comparison of Adders for optimized Exponent Addition
More informationFloating Point Puzzles. Lecture 3B Floating Point. IEEE Floating Point. Fractional Binary Numbers. Topics. IEEE Standard 754
Floating Point Puzzles Topics Lecture 3B Floating Point IEEE Floating Point Standard Rounding Floating Point Operations Mathematical properties For each of the following C expressions, either: Argue that
More informationAT Arithmetic. Integer addition
AT Arithmetic Most concern has gone into creating fast implementation of (especially) FP Arith. Under the AT (area-time) rule, area is (almost) as important. So it s important to know the latency, bandwidth
More informationAvailable online at ScienceDirect. Procedia Technology 24 (2016 )
Available online at www.sciencedirect.com ScienceDirect Procedia Technology 24 (2016 ) 1120 1126 International Conference on Emerging Trends in Engineering, Science and Technology (ICETEST - 2015) FPGA
More informationNumber Systems and Computer Arithmetic
Number Systems and Computer Arithmetic Counting to four billion two fingers at a time What do all those bits mean now? bits (011011011100010...01) instruction R-format I-format... integer data number text
More information