University of Saskatchewan 5-1 EE 392 Electrical Engineering Laboratory III

Size: px
Start display at page:

Download "University of Saskatchewan 5-1 EE 392 Electrical Engineering Laboratory III"

Transcription

1 University of Saskatchewan 5-1 DSP Safety The voltages used in this experiment are less than 15 V and normally do not present a risk of shock. However, you should always follow safe procedures when working on any electronic circuit. Assemble or modify a circuit with the power off or disconnected. Don t touch different nodes of a live circuit simultaneously, and don t touch the circuit if any part of you is grounded. Don t touch a circuit if you have a cut or sore that might come in contact with a live wire. Check the orientation of polarized capacitors before powering a circuit, and remember that capacitors can store charge after the power is turned off. Never remove a wire from an inductor while current is flowing through it. Components can become hot if a fault develops or even during normal operation so use appropriate caution when touching components. Objectives: In this laboratory, you will develop a digital audio reverberator. In the process, you will study some basic tools of digital signal processing (decimation, FIR filtering, interpolation), design practical algorithms to implement them, and gain experience with the architecture and instruction set of the Blackfin 533 DSP. Equipment: You will need a Blackfin 533 EZ-lite development board (available in the technician s office), a digital spectrum analyzer, an oscilloscope, and a signal generator. To hear the reverberation effect you will need a microphone and speaker. Preparation: You should have completed the introduction to VisualDSP++ exercise that is part of either EE391 or EE362. You should know how to create, add files to, and build a project. You should also review the architecture of the Blackfin 533 DSP; that is you should know the core register sets and what each is typically used for. An acquaintance with the more common instructions and the assembler is very helpful. The relevant documentation can be downloaded from the EE392 website. Since the Blackfin documentation runs to several thousand pages, you are not expected to read it all before the lab. Theory: A reverberation circuit basically adds-in delayed versions of a signal to produce an echo effect. The sound quality achieved through reverberation depends on the number, gains, and lengths of the delays and how the delayed signals are added. A simple and a more sophisticated reverberator are shown in Fig. 1. In the simple reverberator, the output is delayed by N, multiplied by a gain (that should be less than one), and added into the signal. A problem with the simple design is that the response depends on frequency. The more sophisticated design also uses a single delay but produces a flat response and is called an all-pass reverberator. Since the delays can be quite large especially to achieve an echo effect, implementation of the reverberator is aided by first reducing the data rate of the signal through decimation. Decimation consists of two steps, filtering and down-sampling. Down-sampling is simple; to down-sample by a factor of k, one keeps every kth sample and throws the rest away. The data rate is thereby reduced by a factor of k. However there is a down-side to downsampling; the Nyquist frequency is also reduced by a factor of k. If the Nyquist frequency

2 University of Saskatchewan 5-2 Fig. 1 A simple reverberator (left) and an all-pass reverberator (right) for the original sampling rate is f N, then the Nyquist frequency of the down-sampled signal is f N / k. If frequency components above f N / k are present in the signal then they will be aliased below f N / k. Once aliasing occurs, it is impossible to remove through further processing resulting in permanent distortion to the signal. To prevent the aliasing, the signal must first be filtered to remove the frequencies above f N / k. A FIR filter implements the function N"1 # y[n] = c[i] x[n " i] i=0 x[n] is the input stream, and y[n] is the output. N is the number of taps, and for each tap there is a coefficient c. The coefficients are calculated to achieve, in this case, a low-pass filter with the desired cut-off frequency. An implementation of a FIR filter is shown in Fig.2; inserting the filter before the down-sampler forms the decimator (Fig. 3). Once the decimated signal has passed through the reverberator, the data rate needs to be restored to the original value. Increasing the data rate is done using an interpolator. Interpolation consists of two steps: up-sampling and filtering. Up-sampling by k consists of inserting k " 1 samples between every two samples of the input stream. Doing so increases the sample rate by a factor of k. You might think the inserted values should be carefully calculated, perhaps using a linear or spline function. In fact, it doesn t matter what values are inserted since the output needs to be filtered anyway; so it is common practice to insert zeros; this is known as zero stuffing. Up-sampling produces spectral images at multiples of the incoming data rate. A low-pass filter with a cut-off below the Nyquist frequency of the input stream is necessary to remove the unwanted images. A diagram of an interpolator Fig. 2 FIR filter implementation

3 University of Saskatchewan 5-3 Fig. 3 Decimator Fig. 4 Interpolator using an FIR filter is shown in Fig. 4. Procedure: 1. (0.5h) The first step is design. You need to decide on the decimation factor, the decimation filter cut-off frequency, the reverberation delay and gain, and the interpolation filter cut-off frequency. The audio codec on the EZ-lite module samples at 48 KHz. At this sample rate, each second of delay requires storing samples. The Blackfin DSP is capable of buffers that big, but for this design, you are to use buffers of no more than 2000 samples. Decide on a suitable delay and gain that should produce an interesting effect (echo, echo, echo, echo, echo). The reverberation in a small concert hall might be only tens of milliseconds, but for a large venue or in the mountains, the echo might be delayed by half a second to several seconds. Using the maximum delay you feel is needed, calculate the decimation factor needed to stay within the 2000 sample restriction. The decimation factor determines the Nyquist frequency of the down-sampled data stream and hence the filter cut-offs. (Do the calculations in your notebook!) 2. (0.25h) Create the project. Since it is unreasonable to expect you to code the complete program in six hours, a skeleton program is provided. Download the REVERB.zip file from the EE392 website and expand the file. Start the VisualDSP++ IDE, and create a new project in the REVERB folder; the default preferences are acceptable. If you are asked if kernel support should be included, answer no (the kernel is a small operating system supplied by Analog Devices that runs on the Blackfin DSP; the Colonel sells chicken). Add to the project all the *.asm and *.h files. Here is a brief description of what is in each file. startup.asm startup.h main.asm init.asm is mysterious code supplied by Analog Devices; it contains the entry point for the program. Don t touch. is the header file for startup.asm. Don t touch. contains the main routine that is called after the startup code finishes. Look but don t touch. contains a series of subroutines that set the innumerable internal registers that control various aspects of the processor. Don t touch. allocate_globals.h allocates memory for variables and buffers. included in main.asm and nowhere else. globals.h DAG.asm ez_lite.h general.h This header file is contains.extern directives for each global variable. Any file that includes globals.h will have access to all the global variables. contains code that initializes the circular delay buffers. is just some constants related to the development board. contains the constants related to the reverberator and the filters.

4 University of Saskatchewan 5-4 interrupts.asm FIR.asm reverb.asm FIRcoeffs.dat contains the interrupt service routine (ISR) that is called each time the audio codec sends data. All your code goes into the ISR, so you will modify this file quite a bit. contains the subroutine that implements the FIR filter. Putting the FIR code in a separate file makes the ISR a bit neater. contains the subroutine that implements the reverberator. Putting the reverb code in a separate file makes the ISR neater still. is not part of the project but is a text file that contains the FIR filter coefficients. 3. (1h) The complete reverberator will be built in stages. After each stage you will investigate the functioning of the stage with actual signals. The first stage is already done for you. The code, as is, simply passes values straight through the DSP. Whatever signal goes into the left channel 0 ADC comes out the left channel 0 DAC. Build the project and run the program. Make the following measurements. a) Input a sine wave and observe the output. Does the output match the input? If not what is different? Vary the frequency and find the cut-off frequency of the on-board filters. Vary the amplitude and determine the voltage at which clipping occurs. Determine the frequency at which the output is phase-shifted by 2π. b) Input a pulse and observe the output. Calculate the pulse width that produces only a single non-zero sample. Can you observe any output using this pulse width? The output should be the impulse response of the on-board anti-aliasing and reconstruction filters, but it might be too small to measure. Increase the pulse width until a nice pulse appears at the output and measure the time delay. How is the time-delay related to the frequency at which the phase shift is 2π? c) Use the spectrum analyzer to measure the gain response from 0 to 25KHz. Use white noise for the source and average about 1000 spectra. 4. (1.25h) Time to start coding. In the second stage you will program the down-sampler and the up-sampler. Since you need to down-sample and up-sample by the same factor K, it is convenient to program both together. The algorithm is as follows. at each interrupt: load the incoming value into a register (use register R0.H) load decimate_counter subtract one from the counter if (counter > 0) { } else { } output: store counter value in decimate_counter set R0.H to 0 jump to output reset decimate_counter to decimate_by (K) jump to output

5 University of Saskatchewan 5-5 output R0.H to DAC Follow through the algorithm, and notice that for the first K " 1 interrupts, zeros are output (this part is the zero stuffing up-sampler). But on the Kth interrupt, the value from the ADC is allowed to fall through to the output (this part is the down-sampler). Open the file interrupts.asm in the IDE. The interrupt service routine is the only subroutine in the file. Find the section titled left channel 0. Notice there are a lot of comments but little code. Your job is to insert the code; the comments are there to guide you. Some items are already done for you. The value from the ADC is loaded into R0.H. decimate_counter is a global variable that is allocated in allocate_globals.h. The constant K is called decimate_by and is defined in general.h; you should set this constant to the value you determined in step 1. Further down, just before right channel 0, is code that sends R0.H to the DAC. Code the rest of the algorithm; it helps to insert the instructions in front of the appropriate comments. Once the algorithm is complete, build the project and run the program. Then make the following measurements. a) Input a sine wave at a frequency well below the Nyquist frequency of the down-sampled data rate. Observe the output on the oscilloscope and the spectrum analyzer. Notice the spectral images of the input frequency caused by the up-sampling. b) Increase the frequency to greater than the Nyquist frequency and observe the spectrum. Notice the aliased peak below the Nyquist frequency caused by the down-sampling. c) Input a pulse as in part 3b and compare the output to what was observed before. 5. (1.5h) Add a filter. In the next stage, you will add the FIR filter to make the decimator. The code for the filter is contained in the file FIR.asm; open this file and read the description of the subroutine. Most of the code has been written for you with the exception of the loop that actually calculates the filter s output value. In that part of the code, you will use three features of the DSP that separate it from an ordinary microprocessor, namely zero-overhead looping, automatic circular buffers, and a dedicated multiply-andaccumulate. The algorithm is as follows: set up a zero-overhead loop to execute N " 1 times (where N is the number of taps) { } load the coefficient c[i] in R1.L and post-decrement the pointer load x[n " i] into R1.H and post-increment the circular buffer index register multiply and add to the accumulator A1 (a single instruction) load the final coefficient c[0] in R1.L load x[n] in R1.H and post-increment the circular buffer index register multiply and add to the accumulator; round, saturate and transfer the value to R0.H Remarkably, the last step is accomplished with a single instruction; another feature of this DSP. Circular buffers are extremely useful for implementing delays. Essentially a circular buffer is a buffer (an array of values in memory) that has an index (a pointer to a value in the buffer) that returns to the start of the buffer whenever it goes past the end. Incrementing the index loops through the buffer over and over. Implementing a circular buffer on a

6 University of Saskatchewan 5-6 conventional microprocessor requires continually comparing the index to the end of the buffer and subtracting the length of the buffer when the index goes past the end. All that is taken care of automatically by a unit of the Blackfin DSP called the Data Address Generator (DAG). The Blackfin DSP contains four circular buffers; each one is controlled by a set of three registers: the base register Bx that points to the start of the buffer, the length register Lx which stores the length of the buffer in bytes, and the index register Ix which is used to access locations in the buffer. The delayed input values for the FIR filter are stored in circular buffer 0 which uses B0, L0, and I0. The memory for the buffer is allocated in allocate_globals.h using the constant FIR_buf_length that is defined in general.h. B0, L0, and I0 are initialized by the subroutine Init_DAG in the file DAG.asm. Complete the FIR16 subroutine by implementing the above algorithm (the missing part requires just nine instructions). Now return to the interrupt service routine. You need to insert the single instruction that stores the values from the ADC into the circular buffer. Only a single instruction is needed because the store instruction also updates the index register, and the DAG unit takes care of maintaining the index register within the circular buffer. The next step is to do the filtering. Where should the call to FIR16 be placed? Figure 3 shows the filter before the down-sampler. However, the down-sampler throws most of the values away, and it makes no sense to calculate the output of the filter if the value is never used. So FIR16 should be called only when decimate_counter reaches 0. The proper place to put the call is after the label process_data. You need to setup the registers properly as described in the comments in FIR.asm. B0, L0, and I0 are already setup but P2 needs to be loaded with the number of coefficients (numfirtaps defined in general.h) and P3 needs to point to the table of coefficients (FIR_coeff from allocate_globals.h). Now you can call FIR16. The filtered value is returned in R0.H. The coefficients are loaded into memory automatically by the assembler from the file FIRcoeffs.dat. The final step is to calculate the coefficients and put them in FIRcoeffs.dat. Filter design is a complicated but important part of digital signal processing. Fortunately, MATLAB toolbox routines do all of the tedious calculations. Open MATLAB, and type help fir1. fir1(n, W) is a routine to calculate FIR coefficients using the window method. Notice that the routine requires two arguments: the order of the filter N (uses N+1 coefficients) and the cut-off frequency W. You should start with a filter of order 30; if time permits, you might want to try out different numbers of coefficients. The cut-off frequency is given as a fraction of the Nyquist frequency; use the value you calculated in step one. Issue the command B = fir1(n, W) and then the command B. You should now have a list of coefficients that you can highlight and copy. Back in VisualDSP++, open the file FIRcoeffs.dat and paste-in the values. With a bit of luck, the filter should now working. Open the file general.h and change decimate_by to 1; with this value the down-sampler and up-sampler are effectively removed. Rebuild your project and run the program. Make the following measurements. a) Input a sine wave. Vary the frequency and find the cut-off frequency of the FIR filter. b) Use the spectrum analyzer to measure the response of the FIR filter. In MATLAB, calculate the theoretical response using freqz(b) and compare to the measured response.

7 University of Saskatchewan 5-7 Now set decimate_by back to its previous value. program. Then make the following measurements. Rebuild your project and run the a) Input a sine wave at a frequency well below the Nyquist frequency of the down-sampled data rate. Observe the output on the oscilloscope and the spectrum analyzer. Notice that the spectral images of the input frequency caused by the up-sampling are still present. b) Increase the frequency to greater than the Nyquist frequency and observe the spectrum. Notice that the FIR filter eliminates the aliasing. 6. (0.5h) Add another filter. In the next stage, you will add the FIR filter after the upsampler to make the interpolator. Since the up-sampler uses the same K as the downsampler, you can use the same filter. Open the file interrupts.asm and find the location for the interpolator. To use the filter, the up-sampled data stream needs to be stored in a circular buffer. Memory has already been allocated in allocate_globals.h and the DAG 2 registers have already been initialized in DAG.asm. All you have to do is store register R0.H (which contains the up-sampled data) in the location pointed to by I2 and postincrement I2. Now setup the registers for the FIR16 call. One immediate problem is that FIR16 expects the circular buffer to use the DAG 0 registers. The easiest thing to do is push B0, L0, and I0 onto the stack and then move B2 into B0, L2 into L0, and I2 into I0. Then setup P2 and P3 as you did before and call FIR16. After the call, restore B0, L0, and I0 from the stack. Rebuild the project. Run the program and verify that your interpolator is now working. a) Input a sine wave at a frequency well below the Nyquist frequency of the down-sampled data rate. Observe the output on the oscilloscope and the spectrum analyzer. Notice that the spectral images of the input frequency caused by the up-sampling are gone. b) Increase the frequency to greater than the Nyquist frequency and observe the spectrum. Notice that the FIR filters now suppress the output signal. 7. (1h) Add the reverberator. Open the file reverb.asm. Read the comments and implement the simple reverberator of Fig. 1 so that the subroutine works as described. Finally, open interrupts.asm and find the place to add the reverberator, just after the decimator filter. We need yet another circular buffer for the reverberator delay. DAG 1 is already set up for this purpose and all you need to do is store the output of the decimator s filter using I1 and post-increment I1 (a single instruction). Then load R0.L with reverb_gain and P1 with reverb_delay and call reverb1. Build your project and run the program. The reverberation effect is best seen on the oscilloscope using a pulsed input. But it is optimal to just listen to it using a microphone and a speaker. Change the values of reverb_delay and reverb_gain and see what effects you can produce. Each change will require a rebuild.

ECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017

ECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 ECE4703 B Term 2017 -- Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 The goals of this laboratory assignment are: to familiarize

More information

Laboratory Exercise #5

Laboratory Exercise #5 ECEN4002/5002 Spring 2003 Digital Signal Processing Laboratory Laboratory Exercise #5 Signal Synthesis Introduction Up to this point we have been developing and implementing signal processing algorithms:

More information

REAL TIME DIGITAL SIGNAL PROCESSING

REAL TIME DIGITAL SIGNAL PROCESSING REAL TIME DIGITAL SIGNAL PROCESSING UTN - FRBA 2011 www.electron.frba.utn.edu.ar/dplab Introduction Why Digital? A brief comparison with analog. Advantages Flexibility. Easily modifiable and upgradeable.

More information

SMS045 - DSP Systems in Practice. Lab 2 - ADSP-2181 EZ-KIT Lite and VisualDSP++ Due date: Tuesday Nov 18, 2003

SMS045 - DSP Systems in Practice. Lab 2 - ADSP-2181 EZ-KIT Lite and VisualDSP++ Due date: Tuesday Nov 18, 2003 SMS045 - DSP Systems in Practice Lab 2 - ADSP-2181 EZ-KIT Lite and VisualDSP++ Due date: Tuesday Nov 18, 2003 Lab Purpose This lab will introduce the ADSP-2181 EZ-KIT Lite development board for the Analog

More information

D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department

D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department drb@ece.wpi.edu 3-November-2008 Analog To Digital Conversion analog signal ADC digital

More information

Using the DSK In CalPoly EE Courses - Dr Fred DePiero

Using the DSK In CalPoly EE Courses - Dr Fred DePiero Using the DSK In CalPoly EE Courses - Dr Fred DePiero The DSK by Texas Instruments is a development platform for DSP applications. The platform includes Code Composer Studio (CCS) with a high performance

More information

DSP Platforms Lab (AD-SHARC) Session 05

DSP Platforms Lab (AD-SHARC) Session 05 University of Miami - Frost School of Music DSP Platforms Lab (AD-SHARC) Session 05 Description This session will be dedicated to give an introduction to the hardware architecture and assembly programming

More information

D. Richard Brown III Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department

D. Richard Brown III Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department D. Richard Brown III Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department drb@ece.wpi.edu Lecture 2 Some Challenges of Real-Time DSP Analog to digital conversion Are

More information

RT USB3000 Technical Description and User Manual. Revision 4.1.

RT USB3000 Technical Description and User Manual. Revision 4.1. RT USB3000 Technical Description and User Manual. Revision 4.1. 1. GENERAL INFORMATION...2 2. SPECIFICATIONS...3 3. OPERATING MODES...7 3.1. ADC MODE...7 3.2. DAC MODE...7 3.3. LOGIC ANALYZER MODE...8

More information

Graduate Institute of Electronics Engineering, NTU 9/16/2004

Graduate Institute of Electronics Engineering, NTU 9/16/2004 / 9/16/2004 ACCESS IC LAB Overview of DSP Processor Current Status of NTU DSP Laboratory (E1-304) Course outline of Programmable DSP Lab Lab handout and final project DSP processor is a specially designed

More information

Exercise 4-1. DSP Peripherals EXERCISE OBJECTIVES

Exercise 4-1. DSP Peripherals EXERCISE OBJECTIVES Exercise 4-1 DSP Peripherals EXERCISE OBJECTIVES Upon completion of this exercise, you will be familiar with the specialized peripherals used by DSPs. DISCUSSION The peripherals found on the TMS320C50

More information

REAL TIME DIGITAL SIGNAL PROCESSING

REAL TIME DIGITAL SIGNAL PROCESSING REAL TIME DIGITAL SIGNAL PROCESSING SASE 2010 Universidad Tecnológica Nacional - FRBA Introduction Why Digital? A brief comparison with analog. Advantages Flexibility. Easily modifiable and upgradeable.

More information

REAL TIME DIGITAL SIGNAL PROCESSING

REAL TIME DIGITAL SIGNAL PROCESSING REAL TIME DIGITAL SIGNAL PROCESSING UTN-FRBA 2010 Introduction Why Digital? A brief comparison with analog. Advantages Flexibility. Easily modifiable and upgradeable. Reproducibility. Don t depend on components

More information

Design Issues 1 / 36. Local versus Global Allocation. Choosing

Design Issues 1 / 36. Local versus Global Allocation. Choosing Design Issues 1 / 36 Local versus Global Allocation When process A has a page fault, where does the new page frame come from? More precisely, is one of A s pages reclaimed, or can a page frame be taken

More information

PSoC Filter Block Tutorial

PSoC Filter Block Tutorial PSoC Filter Block Tutorial Eric Ponce eaponce@mit.edu May 5, 2017 1 Introduction The goal of this tutorial is to take you through the steps to create a PSoC creator project that implements a digital low-pass

More information

Spectroscopic Analysis: Peak Detector

Spectroscopic Analysis: Peak Detector Electronics and Instrumentation Laboratory Sacramento State Physics Department Spectroscopic Analysis: Peak Detector Purpose: The purpose of this experiment is a common sort of experiment in spectroscopy.

More information

EECS 452 Lab 2 Basic DSP Using the C5515 ezdsp Stick

EECS 452 Lab 2 Basic DSP Using the C5515 ezdsp Stick EECS 452 Lab 2 Basic DSP Using the C5515 ezdsp Stick 1. Pre-lab Q1. Print the file you generated (and modified) as described above. Q2. The default structure of the FIR filter is Direct-Form FIR a. How

More information

Real-Time DSP for Educators

Real-Time DSP for Educators Real-Time DSP for Educators Michael Morrow University of Wisconsin-Madison Thad Welch United States Naval Academy Cameron Wright University of Wyoming Introduction Agenda Motivation DSK and Software Installation

More information

VIII. DSP Processors. Digital Signal Processing 8 December 24, 2009

VIII. DSP Processors. Digital Signal Processing 8 December 24, 2009 Digital Signal Processing 8 December 24, 2009 VIII. DSP Processors 2007 Syllabus: Introduction to programmable DSPs: Multiplier and Multiplier-Accumulator (MAC), Modified bus structures and memory access

More information

Digital Signal Processing Laboratory 7: IIR Notch Filters Using the TMS320C6711

Digital Signal Processing Laboratory 7: IIR Notch Filters Using the TMS320C6711 Digital Signal Processing Laboratory 7: IIR Notch Filters Using the TMS320C6711 PreLab due Wednesday, 3 November 2010 Objective: To implement a simple filter using a digital signal processing microprocessor

More information

A Microprocessor Systems Fall 2009

A Microprocessor Systems Fall 2009 304 426A Microprocessor Systems Fall 2009 Lab 1: Assembly and Embedded C Objective This exercise introduces the Texas Instrument MSP430 assembly language, the concept of the calling convention and different

More information

The Concept of Sample Rate. Digitized amplitude and time

The Concept of Sample Rate. Digitized amplitude and time Data Acquisition Basics Data acquisition is the sampling of continuous real world information to generate data that can be manipulated by a computer. Acquired data can be displayed, analyzed, and stored

More information

FPGA Guitar Multi-Effects Processor

FPGA Guitar Multi-Effects Processor FPGA Guitar Multi-Effects Processor 6.111 Final Project Report Haris Brkic MASSACHUSETTS INSTITUTE OF TECHNOLOGY Table of Contents Overview... 2 Design Implementation... 3 FPGA Processor... 3 Effects Controller...

More information

Exercise 3-1. The Program Controller EXERCISE OBJECTIVES

Exercise 3-1. The Program Controller EXERCISE OBJECTIVES Exercise 3-1 The Program Controller EXERCISE OBJECTIVES Upon completion of this exercise, you will be familiar with the function of the hardware and software features that digital signal processors have

More information

Lab 6 : Introduction to Simulink, Link for CCS & Real-Time Workshop

Lab 6 : Introduction to Simulink, Link for CCS & Real-Time Workshop Lab 6 : Introduction to Simulink, Link for CCS & Real-Time Workshop September, 2006 1 Overview The purpose of this lab is to familiarize you with Simulink, Real Time Workshop, Link for CCS and how they

More information

DSP. Presented to the IEEE Central Texas Consultants Network by Sergio Liberman

DSP. Presented to the IEEE Central Texas Consultants Network by Sergio Liberman DSP The Technology Presented to the IEEE Central Texas Consultants Network by Sergio Liberman Abstract The multimedia products that we enjoy today share a common technology backbone: Digital Signal Processing

More information

Part 7. Stacks. Stack. Stack. Examples of Stacks. Stack Operation: Push. Piles of Data. The Stack

Part 7. Stacks. Stack. Stack. Examples of Stacks. Stack Operation: Push. Piles of Data. The Stack Part 7 Stacks The Stack Piles of Data Stack Stack A stack is an abstract data structure that stores objects Based on the concept of a stack of items like a stack of dishes Data can only be added to or

More information

TigerSHARC processor and evaluation board

TigerSHARC processor and evaluation board Concepts tackled TigerSHARC processor and evaluation board Different capabilities Different functionality Differences between processor and evaluation board Functionality present on TigerSHARC evaluation

More information

int $0x32 // call interrupt number 50

int $0x32 // call interrupt number 50 Kernel Programming: Process isolation, goal to make programs run fast and reliably o Processes should not affect others, unless there s a specific and allowed communication channel o Each process can act

More information

Lab 9: On-Board Time Generation and Interrupts

Lab 9: On-Board Time Generation and Interrupts Lab 9: On-Board Time Generation and Interrupts Summary: Develop a program and hardware interface that will utilize externally triggered interrupts and the onboard timer functions of the 68HC12. Learning

More information

Filterbanks and transforms

Filterbanks and transforms Filterbanks and transforms Sources: Zölzer, Digital audio signal processing, Wiley & Sons. Saramäki, Multirate signal processing, TUT course. Filterbanks! Introduction! Critical sampling, half-band filter!

More information

Unit 2 : Computer and Operating System Structure

Unit 2 : Computer and Operating System Structure Unit 2 : Computer and Operating System Structure Lesson 1 : Interrupts and I/O Structure 1.1. Learning Objectives On completion of this lesson you will know : what interrupt is the causes of occurring

More information

Chapter 5 - Input / Output

Chapter 5 - Input / Output Chapter 5 - Input / Output Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 5 - Input / Output 1 / 90 1 Motivation 2 Principle of I/O Hardware I/O Devices Device Controllers Memory-Mapped

More information

Introducing Audio Signal Processing & Audio Coding. Dr Michael Mason Snr Staff Eng., Team Lead (Applied Research) Dolby Australia Pty Ltd

Introducing Audio Signal Processing & Audio Coding. Dr Michael Mason Snr Staff Eng., Team Lead (Applied Research) Dolby Australia Pty Ltd Introducing Audio Signal Processing & Audio Coding Dr Michael Mason Snr Staff Eng., Team Lead (Applied Research) Dolby Australia Pty Ltd Introducing Audio Signal Processing & Audio Coding 2013 Dolby Laboratories,

More information

Analog Conversion and MAC. Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name

Analog Conversion and MAC. Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name MPS ADC Lab Exercise Analog Conversion and MAC Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name Notes: You must work on this assignment with your partner. Hand in a printed

More information

The LabScribe Tutorial

The LabScribe Tutorial The LabScribe Tutorial LabScribe allows data to be accumulated, displayed and analyzed on a computer screen in a format similar to a laboratory strip chart recorder. Equipment Setup 1 Place the iworx unit

More information

DSP-CIS. Part-IV : Filter Banks & Subband Systems. Chapter-10 : Filter Bank Preliminaries. Marc Moonen

DSP-CIS. Part-IV : Filter Banks & Subband Systems. Chapter-10 : Filter Bank Preliminaries. Marc Moonen DSP-CIS Part-IV Filter Banks & Subband Systems Chapter-0 Filter Bank Preliminaries Marc Moonen Dept. E.E./ESAT-STADIUS, KU Leuven marc.moonen@esat.kuleuven.be www.esat.kuleuven.be/stadius/ Part-III Filter

More information

Audio Controller i. Audio Controller

Audio Controller i. Audio Controller i Audio Controller ii Contents 1 Introduction 1 2 Controller interface 1 2.1 Port Descriptions................................................... 1 2.2 Interface description.................................................

More information

PU : General View. From FEB S2P DSP FIFO SLINK

PU : General View. From FEB S2P DSP FIFO SLINK 1. FIFO simulation In this document you will find a simple and elegant solution concerning the data transfer between the DSP and the (Output Controller). This solution is a response to the permanent question

More information

The SHARC in the C. Mike Smith

The SHARC in the C. Mike Smith M. Smith -- The SHARC in the C Page 1 of 9 The SHARC in the C Mike Smith Department of Electrical and Computer Engineering, University of Calgary, Alberta, Canada T2N 1N4 Contact Person: M. Smith Phone:

More information

Blackfin Online Learning & Development

Blackfin Online Learning & Development Presentation Title: Introduction to VisualAudio Presenter Name: Paul Beckmann Chapter 1: Introduction Chapter 1a: Overview Chapter 2: VisualAudio Overview Sub-chapter 2a: What Is VisualAudio? Sub-chapter

More information

Introduction to Embedded Systems. Lab Logistics

Introduction to Embedded Systems. Lab Logistics Introduction to Embedded Systems CS/ECE 6780/5780 Al Davis Today s topics: lab logistics interrupt synchronization reentrant code 1 CS 5780 Lab Logistics Lab2 Status Wed: 3/11 teams have completed their

More information

Variations on a Theme

Variations on a Theme Variations on a Theme Shlomo Engelberg December 27, 2013 1 Chapter 6 of ADuC841 Microcontroller Design Manual: From Microcontroller Theory to Design Projects No variations in this chapter are planned for

More information

FEATURE ARTICLE. Michael Smith

FEATURE ARTICLE. Michael Smith In a recent project, Mike set out to develop DSP algorithms suitable for producing an improved sound stage for headphones. Using the Analog Devices 21061 SHARC, he modified the phase and amplitude of the

More information

EECS 452 Midterm Closed book part Fall 2010

EECS 452 Midterm Closed book part Fall 2010 EECS 452 Midterm Closed book part Fall 2010 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book Page

More information

Simple Experiments Involving External Control of Algorithm Parameters for an EET Undergraduate DSP Course

Simple Experiments Involving External Control of Algorithm Parameters for an EET Undergraduate DSP Course Simple Experiments Involving External Control of Algorithm Parameters for an EET Undergraduate DSP Course Anthony J A Oxtoby, Gerard N Foster Purdue University, West Lafayette/Kokomo Session 2649 Abstract

More information

Digital Bat Ears. ECE 445 Project Proposal. Paul Logsdon Ian Bonthron. TA: Kevin Chen

Digital Bat Ears. ECE 445 Project Proposal. Paul Logsdon Ian Bonthron. TA: Kevin Chen Digital Bat Ears ECE 445 Project Proposal Paul Logsdon Ian Bonthron TA: Kevin Chen 1 Table of Contents 1.0 Introduction 3 1.1 Statement of Purpose 3 1.2 Objectives 3 1.2.1 Goals 3 1.2.2 Functions 3 1.2.3.

More information

Integrity Instruments Application Notes. Release 1

Integrity Instruments Application Notes. Release 1 Integrity Instruments Application Notes Release 1 What is EIA/TIA/RS-485 What is EIA/TIA/RS-422 Half Duplex and Full Duplex Communication Asynchronous Communicatin Grounding EIA/TIA/RS-485/422 Shielding

More information

University of Florida EEL 4744 Spring 2014 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering 1 April Apr-14 9:03 AM

University of Florida EEL 4744 Spring 2014 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering 1 April Apr-14 9:03 AM Page 1/15 Exam 2 Instructions: Turn off cell phones beepers and other noise making devices. BEAT UCONN! Show all work on the front of the test papers. If you need more room make a clearly indicated note

More information

COS 116 The Computational Universe Laboratory 4: Digital Sound and Music

COS 116 The Computational Universe Laboratory 4: Digital Sound and Music COS 116 The Computational Universe Laboratory 4: Digital Sound and Music In this lab you will learn about digital representations of sound and music, especially focusing on the role played by frequency

More information

real-time kernel documentation

real-time kernel documentation version 1.1 real-time kernel documentation Introduction This document explains the inner workings of the Helium real-time kernel. It is not meant to be a user s guide. Instead, this document explains overall

More information

University of Texas at El Paso Electrical and Computer Engineering Department. EE 3176 Laboratory for Microprocessors I.

University of Texas at El Paso Electrical and Computer Engineering Department. EE 3176 Laboratory for Microprocessors I. University of Texas at El Paso Electrical and Computer Engineering Department EE 3176 Laboratory for Microprocessors I Fall 2016 LAB 03 Low Power Mode and Port Interrupts Goals: Bonus: Pre Lab Questions:

More information

DEV-1 HamStack Development Board

DEV-1 HamStack Development Board Sierra Radio Systems DEV-1 HamStack Development Board Reference Manual Version 1.0 Contents Introduction Hardware Compiler overview Program structure Code examples Sample projects For more information,

More information

ISSN (Online), Volume 1, Special Issue 2(ICITET 15), March 2015 International Journal of Innovative Trends and Emerging Technologies

ISSN (Online), Volume 1, Special Issue 2(ICITET 15), March 2015 International Journal of Innovative Trends and Emerging Technologies VLSI IMPLEMENTATION OF HIGH PERFORMANCE DISTRIBUTED ARITHMETIC (DA) BASED ADAPTIVE FILTER WITH FAST CONVERGENCE FACTOR G. PARTHIBAN 1, P.SATHIYA 2 PG Student, VLSI Design, Department of ECE, Surya Group

More information

Intro To Pure Data Documentation

Intro To Pure Data Documentation Intro To Pure Data Documentation Release 1.0a1 Erik Schoster July 09, 2016 Contents 1 Digital Audio 3 2 Sampling Signals 5 3 Dynamic Range 7 4 Bit Depth & Binary Integers 9 5 Quantization Noise 11 6 Data

More information

Computer Architecture Prof. Mainak Chaudhuri Department of Computer Science & Engineering Indian Institute of Technology, Kanpur

Computer Architecture Prof. Mainak Chaudhuri Department of Computer Science & Engineering Indian Institute of Technology, Kanpur Computer Architecture Prof. Mainak Chaudhuri Department of Computer Science & Engineering Indian Institute of Technology, Kanpur Lecture - 7 Case study with MIPS-I So, we were discussing (Refer Time: 00:20),

More information

Introducing Audio Signal Processing & Audio Coding. Dr Michael Mason Senior Manager, CE Technology Dolby Australia Pty Ltd

Introducing Audio Signal Processing & Audio Coding. Dr Michael Mason Senior Manager, CE Technology Dolby Australia Pty Ltd Introducing Audio Signal Processing & Audio Coding Dr Michael Mason Senior Manager, CE Technology Dolby Australia Pty Ltd Overview Audio Signal Processing Applications @ Dolby Audio Signal Processing Basics

More information

Quality Audio Software Pipeline. Presenters Subhranil Choudhury, Rajendra C Turakani

Quality Audio Software Pipeline. Presenters Subhranil Choudhury, Rajendra C Turakani Quality Audio Software Pipeline Presenters Subhranil Choudhury, Rajendra C Turakani 1 2 Agenda Scope is limited to Audio quality considerations in software audio pipeline Journey of Audio frame in a Multimedia

More information

Graduate Institute of Electronics Engineering, NTU FIR Filter Design, Implement, and Applicate on Audio Equalizing System ~System Architecture

Graduate Institute of Electronics Engineering, NTU FIR Filter Design, Implement, and Applicate on Audio Equalizing System ~System Architecture FIR Filter Design, Implement, and Applicate on Audio Equalizing System ~System Architecture Instructor: Prof. Andy Wu 2004/10/21 ACCESS IC LAB Review of DSP System P2 Basic Structure for Audio System Use

More information

Signature: 1. (10 points) Basic Microcontroller Concepts

Signature: 1. (10 points) Basic Microcontroller Concepts EE 109 Practice Final Exam Last name: First name: Signature: The practice final is one hour, ten minutes long, closed book, closed notes, calculators allowed. To receive full credit on a question show

More information

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:

The CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: The CPU and Memory How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: 1 Registers A register is a permanent storage location within

More information

SR3_Analog_32. User s Manual

SR3_Analog_32. User s Manual SR3_Analog_32 User s Manual by with the collaboration of March 2nd 2012 1040, avenue Belvédère, suite 215 Québec (Québec) G1S 3G3 Canada Tél.: (418) 686-0993 Fax: (418) 686-2043 1 INTRODUCTION 4 2 TECHNICAL

More information

REAL-TIME DIGITAL SIGNAL PROCESSING

REAL-TIME DIGITAL SIGNAL PROCESSING REAL-TIME DIGITAL SIGNAL PROCESSING FUNDAMENTALS, IMPLEMENTATIONS AND APPLICATIONS Third Edition Sen M. Kuo Northern Illinois University, USA Bob H. Lee Ittiam Systems, Inc., USA Wenshun Tian Sonus Networks,

More information

Functional block diagram AD53x1 (Analog Devices)

Functional block diagram AD53x1 (Analog Devices) Objectives - To read the A/D converter and turn the converted digital value back into an analogue voltage using an external D/A converter. The entire cycle including ADC and DAC is to be run at a fixed

More information

I Introduction to Real-time Applications By Prawat Nagvajara

I Introduction to Real-time Applications By Prawat Nagvajara Electrical and Computer Engineering I Introduction to Real-time Applications By Prawat Nagvajara Synopsis This note is an introduction to a series of nine design exercises on design, implementation and

More information

Small rectangles (and sometimes squares like this

Small rectangles (and sometimes squares like this Lab exercise 1: Introduction to LabView LabView is software for the real time acquisition, processing and visualization of measured data. A LabView program is called a Virtual Instrument (VI) because it,

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-134 Phone: (800) ANALOG-D, FAX: (781) 461-3010, EMAIL: dsp.support@analog.com, FTP: ftp.analog.com, WEB: www.analog.com/dsp Copyright 2001, Analog Devices, Inc. All rights

More information

Note: The Silicon Labs USB Debug Adapter is not included in this kit and is required to reprogram the board.

Note: The Silicon Labs USB Debug Adapter is not included in this kit and is required to reprogram the board. VOICE RECORDER REFERENCE DESIGN KIT USER S GUIDE 1. Kit Contents The Voice Recorder (VOICE-RECORD-RD) Reference Design Kit contains the following items: C8051F411-GM Voice Recorder board (1) Headphones

More information

Digital System Design Using Verilog. - Processing Unit Design

Digital System Design Using Verilog. - Processing Unit Design Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register

More information

A Walk Through the MSA Software Spectrum Analyzer Mode 12/12/09

A Walk Through the MSA Software Spectrum Analyzer Mode 12/12/09 A Walk Through the MSA Software Spectrum Analyzer Mode 12/12/09 This document is intended to familiarize you with the basic features of the MSA and its software, operating as a Spectrum Analyzer, without

More information

4.1 QUANTIZATION NOISE

4.1 QUANTIZATION NOISE DIGITAL SIGNAL PROCESSING UNIT IV FINITE WORD LENGTH EFFECTS Contents : 4.1 Quantization Noise 4.2 Fixed Point and Floating Point Number Representation 4.3 Truncation and Rounding 4.4 Quantization Noise

More information

Homework Assignment 9 LabVIEW tutorial

Homework Assignment 9 LabVIEW tutorial Homework Assignment 9 LabVIEW tutorial Due date: Wednesday, December 8 (midnight) For this homework assignment, you will complete a tutorial on the LabVIEW data acquistion software. This can be done on

More information

Using Liberty Instruments PRAXIS for Room Sound Convolution Rev 9/12/2004

Using Liberty Instruments PRAXIS for Room Sound Convolution Rev 9/12/2004 Using Liberty Instruments PRAXIS for Room Sound Convolution Rev 9/12/2004 Overview Room Sound Convolution is an operation that allows you to measure, save, and later recreate a representation of the sound

More information

EE 314 Spring 2003 Microprocessor Systems

EE 314 Spring 2003 Microprocessor Systems EE 314 Spring 2003 Microprocessor Systems Laboratory Project #3 Arithmetic and Subroutines Overview and Introduction Review the information in your textbook (pp. 115-118) on ASCII and BCD arithmetic. This

More information

Lab 7: Change Calculation Engine

Lab 7: Change Calculation Engine Lab 7: Change Calculation Engine Summary: Practice assembly language programming by creating and testing a useful cash register change calculation program that will display results on an LCD display. Learning

More information

EE445L Fall 2010 Final Version A Page 1 of 10

EE445L Fall 2010 Final Version A Page 1 of 10 EE445L Fall 2010 Final Version A Page 1 of 10 Jonathan W. Valvano First: Last: This is the closed book section. You must put your answers in the boxes on this answer page. When you are done, you turn in

More information

Subroutines and the Stack

Subroutines and the Stack 3 31 Objectives: A subroutine is a reusable program module A main program can call or jump to the subroutine one or more times The stack is used in several ways when subroutines are called In this lab

More information

1/Build a Mintronics: MintDuino

1/Build a Mintronics: MintDuino 1/Build a Mintronics: The is perfect for anyone interested in learning (or teaching) the fundamentals of how micro controllers work. It will have you building your own micro controller from scratch on

More information

AUDIO AMPLIFIER PROJECT

AUDIO AMPLIFIER PROJECT Intro to Electronics 110 - Audio Amplifier Project AUDIO AMPLIFIER PROJECT In this project, you will learn how to master a device by studying all the parts and building it with a partner. Our test subject:

More information

Interrupt is a process where an external device can get the attention of the microprocessor. Interrupts can be classified into two types:

Interrupt is a process where an external device can get the attention of the microprocessor. Interrupts can be classified into two types: 8085 INTERRUPTS 1 INTERRUPTS Interrupt is a process where an external device can get the attention of the microprocessor. The process starts from the I/O device The process is asynchronous. Classification

More information

Lab 4- Introduction to C-based Embedded Design Using Code Composer Studio, and the TI 6713 DSK

Lab 4- Introduction to C-based Embedded Design Using Code Composer Studio, and the TI 6713 DSK DSP Programming Lab 4 for TI 6713 DSP Eval Board Lab 4- Introduction to C-based Embedded Design Using Code Composer Studio, and the TI 6713 DSK This lab takes a detour from model based design in order

More information

COS 116 The Computational Universe Laboratory 4: Digital Sound and Music

COS 116 The Computational Universe Laboratory 4: Digital Sound and Music COS 116 The Computational Universe Laboratory 4: Digital Sound and Music In this lab you will learn about digital representations of sound and music, especially focusing on the role played by frequency

More information

Digital Filters in Radiation Detection and Spectroscopy

Digital Filters in Radiation Detection and Spectroscopy Digital Filters in Radiation Detection and Spectroscopy Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Classical and Digital Spectrometers Classical Spectrometer Detector Preamplifier Analog

More information

PENfriend2 labelling PEN

PENfriend2 labelling PEN PENfriend2 labelling PEN DL110 Please retain these instructions for future reference. General description Record information onto a self-adhesive voice label and attach to a wide range of items in and

More information

Job Posting (Aug. 19) ECE 425. ARM7 Block Diagram. ARM Programming. Assembly Language Programming. ARM Architecture 9/7/2017. Microprocessor Systems

Job Posting (Aug. 19) ECE 425. ARM7 Block Diagram. ARM Programming. Assembly Language Programming. ARM Architecture 9/7/2017. Microprocessor Systems Job Posting (Aug. 19) ECE 425 Microprocessor Systems TECHNICAL SKILLS: Use software development tools for microcontrollers. Must have experience with verification test languages such as Vera, Specman,

More information

DCN Simultaneous Interpretation. Software User Manual en LBB 3572

DCN Simultaneous Interpretation. Software User Manual en LBB 3572 DCN en LBB 3572 GENERAL CONTENTS Chapter 1-1.1 About 1.2 Interpretation procedures Chapter 2 - Getting Started 2.1 Starting 2.2 Using Help Chapter 3 - Preparing for a Conference 3.1 The interpretation

More information

NAME EET 2259 Lab 3 The Boolean Data Type

NAME EET 2259 Lab 3 The Boolean Data Type NAME EET 2259 Lab 3 The Boolean Data Type OBJECTIVES - Understand the differences between numeric data and Boolean data. -Write programs using LabVIEW s Boolean controls and indicators, Boolean constants,

More information

Rapid Prototyping System for Teaching Real-Time Digital Signal Processing

Rapid Prototyping System for Teaching Real-Time Digital Signal Processing IEEE TRANSACTIONS ON EDUCATION, VOL. 43, NO. 1, FEBRUARY 2000 19 Rapid Prototyping System for Teaching Real-Time Digital Signal Processing Woon-Seng Gan, Member, IEEE, Yong-Kim Chong, Wilson Gong, and

More information

ENGR 40M Project 3c: Switch debouncing

ENGR 40M Project 3c: Switch debouncing ENGR 40M Project 3c: Switch debouncing For due dates, see the overview handout 1 Introduction This week, you will build on the previous two labs and program the Arduino to respond to an input from the

More information

SPPDF 01 Development Suite User s Manual. For SPPDM-01 FIR Filter Platform

SPPDF 01 Development Suite User s Manual. For SPPDM-01 FIR Filter Platform SPPDF 01 Development Suite For SPPDM-01 FIR Filter Platform SPPDF 01 Development Suite Table of Contents Chapter I - Introduction................................................................Page 1.1.

More information

DELUXE STEREO AMPLIFIER KIT

DELUXE STEREO AMPLIFIER KIT ESSENTIAL INFORMATION BUILD INSTRUCTIONS CHECKING YOUR PCB & FAULT-FINDING MECHANICAL DETAILS HOW THE KIT WORKS CREATE YOUR OWN SPEAKER DOCK WITH THIS DELUXE STEREO AMPLIFIER KIT Version 2.0 Build Instructions

More information

Basics of the LFOs in the FV-1 Frank Thomson OCT Los Angeles, CA

Basics of the LFOs in the FV-1 Frank Thomson OCT Los Angeles, CA Frank Thomson OCT Los Angeles, CA The FV-1 contains a total of four LFOs two SIN LFOs (SIN0 and SIN1) and two ramp LFOs (RMP0 and RMP1). These LFOs allows the user to create modulated effects like chorus

More information

Module 4. Programmable Logic Control Systems. Version 2 EE IIT, Kharagpur 1

Module 4. Programmable Logic Control Systems. Version 2 EE IIT, Kharagpur 1 Module 4 Programmable Logic Control Systems Version 2 EE IIT, Kharagpur 1 Lesson 19 The Software Environment and Programming of PLCs Version 2 EE IIT, Kharagpur 2 Instructional Objectives After learning

More information

A/D Converter. Sampling. Figure 1.1: Block Diagram of a DSP System

A/D Converter. Sampling. Figure 1.1: Block Diagram of a DSP System CHAPTER 1 INTRODUCTION Digital signal processing (DSP) technology has expanded at a rapid rate to include such diverse applications as CDs, DVDs, MP3 players, ipods, digital cameras, digital light processing

More information

Microcontrollers. Microcontroller

Microcontrollers. Microcontroller Microcontrollers Microcontroller A microprocessor on a single integrated circuit intended to operate as an embedded system. As well as a CPU, a microcontroller typically includes small amounts of RAM and

More information

(Refer Slide Time: 00:02:00)

(Refer Slide Time: 00:02:00) Computer Graphics Prof. Sukhendu Das Dept. of Computer Science and Engineering Indian Institute of Technology, Madras Lecture - 18 Polyfill - Scan Conversion of a Polygon Today we will discuss the concepts

More information

Subroutines. int main() { int i, j; i = 5; j = celtokel(i); i = j; return 0;}

Subroutines. int main() { int i, j; i = 5; j = celtokel(i); i = j; return 0;} Subroutines Also called procedures or functions Example C code: int main() { int i, j; i = 5; j = celtokel(i); i = j; return 0;} // subroutine converts Celsius to kelvin int celtokel(int i) { return (i

More information

Microcontroller and Embedded Systems:

Microcontroller and Embedded Systems: Microcontroller and Embedded Systems: Branches: 1. Electronics & Telecommunication Engineering 2. Electrical & Electronics Engineering Semester: 6 th Semester / 7 th Semester 1. Explain the differences

More information

CHAPTER 10: SOUND AND VIDEO EDITING

CHAPTER 10: SOUND AND VIDEO EDITING CHAPTER 10: SOUND AND VIDEO EDITING What should you know 1. Edit a sound clip to meet the requirements of its intended application and audience a. trim a sound clip to remove unwanted material b. join

More information

Smart Monitor User Manual

Smart Monitor User Manual 2012 Smart Monitor User Manual Portable device with protective function for measuring the parameters of electric and acoustic circuits SPL-Laboratory 01.01.2012 Table of Contents Table of Contents... 2

More information