CE77 Series. Embedded array. Semicustom CMOS. DS Ea DESCRIPTION FEATURES FUJITSU MICROELECTRONICS DATA SHEET

Transcription

1 FUJITSU MICROELECTRONICS DATA SHEET DS Ea Semicustom CMOS Embedded array CE77 Series DESCRIPTION The CE77 series 0.25 μm CMOS embedded array is a line of highly integrated CMOS ASICs featuring high speed and low power consumption at the same time. CE77 series is available in 15 frames with the enhanced lineup of 470 K to 6980 K gates. FEATURES Technology : 0.25 μm silicon-gate CMOS, 3- to 4-layer wiring Supply voltage : +2.5 ± 0.2 (normal) to +1.5 ± 0.1 Junction temperature range : 40 C to +125 C Gate delay time : tpd = 33 ps (2.5, inverter cell High Speed type, F/O = 1, No load) Gate power consumption : 2 μw/mhz (1.5, F/O = 1, No load) High-load driving capability : IOL = 2 ma/4 ma/8 ma/12 ma mixable Output buffer cells with noise reduction circuits Inputs with on-chip input pull-up/pull-down resistors (25 kω typical) and bidirectional buffer cells Buffer cells dedicated to crystal oscillator Special interface (P-CML, LDS, T-LTTL, SSTL, PCI, USB, GTL+, and others including those under development) IP macros (CPU, PCI, USB, IrDA, PLL, DAC, ADC, and others including those under development) Capable of incorporating compiled cells (RAM/ROM/FIFO/Delay line, and others.) Configurable internal bus circuits Advanced hardware/software co-design environment Support for static timing sign-off Dramatically reducing the time for generating test vectors for timing verification and the simulation time Hierarchical design environment for supporting large-scale circuits Simulation (before layout) considering the input slew rate and detailed RC delay calculation (after layout), supporting development with minimized timing trouble after trial manufacture (Continued) Copyright FUJITSU MICROELECTRONICS LIMITED All rights reserved

2 (Continued) Support for memory (RAM/ROM) SCAN Support for memory (RAM) BIST Support for boundary SCAN Support for path delay test A variety of package options (SQFP, HQFP, PBGA, LQFP, FBGA under development) MACRO LIBRARY (Including macros being prepared) 1. Logic cells (about 700 types) Adder AND-OR AND-OR Inverter Decoder Clock Buffer Non-SCAN Flip Flop Latch Inverter NAND Buffer AND OR-AND Inverter NOR OR SCAN Flip Flop Selector BUS Driver ENOR EOR Boundary Scan Register Others 2. IP macros CPU Interface macro Multimedia processing macros Mixed signal macros Compiled macros PLL SPARClite, ARM7 USB, IrDA, etc. JPEG, etc. ADC, DAC, Analog switch, etc. RAM, ROM, FIFO, Delay Line, Analog PLL 3. Special I/O interface macros P-CML USB 2

3 CHIP STRUCTURE The chip layout of the CE77 series consists of two major areas : chip peripheral area and basic cell area. The chip peripheral area contains the input/output buffer cells for interfacing with external devices and the associated bonding pads. The basic cell area contains some of input/output buffer cells, the unit cells and the compiled cells. Chip configuration Bonding pad I/O buffer cell Basic cell area 3

4 COMPILED CELLS Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CE77 series has the following types of compiled cells (Note that each macro is different in word/bit range depending on the column type). 1. Clock synchronous single-port RAM (1 address, 1 RW) (High density type) / (Partial write type) Column type Memory capacity Word range Bit range Unit 4 16 to 72 K 16 to 1 K 1 to 72 bit to 72 K 64 to 4 K 1 to 18 bit (Ultra high density type) Column type Memory capacity Word range Bit range Unit 4 64 to 72 K 32 to 1 K 2 to 72 bit to 512 K 1032 to 4 K 2 to 128 bit to 512 K 2080 to 16 K 2 to 32 bit (Low power consumption type) Column type Memory capacity Word range Bit range Unit to 72 K 32 to 1 K 4 to 72 bit to 72 K 64 to 2 K 4 to 36 bit (High speed type) Column type Memory capacity Word range Bit range Unit to 144 K 32 to 2 K 4 to 72 bit 2. Clock synchronous dual-port RAM (2 addresses, 1 RW/1 R) Column type Memory capacity Word range Bit range Unit 4 16 to 72 K 16 to 1 K 1 to 72 bit to 72 K 64 to 4 K 1 to 18 bit 3. Clock synchronous register file (3 addresses, 1W/2R) Column type Memory capacity Word range Bit range Unit to 64 1 to 72 bit 4. Clock synchronous register file (4 addresses, 2W/2R) Column type Memory capacity Word range Bit range Unit to 64 1 to 72 bit 4

5 5. Clock synchronous ROM (1 address, 1R) Column type Memory capacity Word range Bit range Unit to 512 K 32 to 4 K 4 to 128 bit to 512 K 64 to 8 K 2 to 64 bit 6. Clock synchronous delay line memory (2 addresses, 1W/1R) Column type Memory capacity Word range Bit range Unit to 32 K 32 to 1 K 16 to 32 bit to 32 K 64 to 2 K 8 to 16 bit to 32 K 128 to 4 K 4 to 8 bit 7. Clock synchronous FIFO memory (2 addresses, 1W/1R) Column type Memory capacity Word range Bit range Unit to 32 K 32 to 1 K 16 to 32 bit to 32 K 64 to 2 K 8 to 16 bit to 32 K 128 to 4 K 4 to 8 bit 5

6 ABSOLUTE MAXIMUM RATINGS Rating Parameter Symbol Application Unit Min Max Power supply voltage* 1 DD DD = 1.4 to * DD = 2.7 to * 5 Input voltage * 1 I 0.5 DD ( 3.0 ) * 4 DD ( 4.0 ) * 5 Output voltage* 1 O 0.5 DD ( 3.0 ) * 4 DD ( 4.0 ) * 5 Storage temperature Tst C Junction temperature Tj C Output current* 2 IO Powerless type (IOL = 2 ma) Normal type (IOL = 4 ma) Power type (IOL = 8 ma) ±13 ±13 ±13 High power type (IOL = 12 ma) ±26 Power-supply pin current * 3 ID Per DD, GND pin 60 ma *1 : SS = 0 *2 : Maximum output current which can be supplied constantly. *3 : Maximum supply current which can be supplied constantly. *4 : Internal gate part in case of single power supply or dual power supply. *5 : I/O part in case 3.3 I/F or 2.5 I/F is used by dual power supply. WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. ma 6

7 RECOMMENDED OPERATING CONDITIONS 1. Single power supply Conditions: DD = 2.5 ±0.2, SS = 0 Parameter Symbol alue Min Typ Max Unit Power supply voltage DD H level input voltage CMOS normal 1.7 IH CMOS schmitt DD 0.8 DD L level input voltage CMOS normal +0.7 IL 0.3 CMOS schmitt DD 0.2 Junction temperature Tj C Conditions: DD = 1.8 ±0.15, SS = 0 Parameter Symbol alue Min Typ Max Unit Power supply voltage DDI H level input voltage L level input voltage CMOS normal DD 0.65 IH CMOS schmitt DD 0.8 DD CMOS normal DD 0.35 IL 0.3 CMOS schmitt DD 0.2 Junction temperature Tj C Conditions: DD = 1.5 ±0.1, SS = 0 Parameter Symbol alue Min Typ Max Unit Power supply voltage DDI H level input voltage L level input voltage CMOS normal DD 0.7 IH CMOS schmitt DD 0.8 DD CMOS normal DD 0.3 IL 0.3 CMOS schmitt DD 0.2 Junction temperature Tj C 7

8 2. Dual power supply Conditions: DDE = 3.3 ±0.3 /DDI = 2.5 ±0.2, DDI = 1.8 ±0.15, DDI = 1.5 ±0.1, SS = 0 alue Parameter Symbol Min Typ Max DDE Power supply voltage DDI Unit 1.5 CMOS normal DDI CMOS normal DDI 0.65 DDI H level input voltage 1.5 CMOS schmitt 1.8 CMOS schmitt 2.5 CMOS schmitt 2.5 CMOS normal CMOS normal 2.0 DDE IH DDI 0.8 DDI CMOS schmitt DDE 0.8 DDE Tolerant CMOS normal DDI CMOS normal DDI CMOS normal CMOS normal L level input voltage 1.5 CMOS schmitt IL CMOS schmitt DDI CMOS schmitt 3.3 CMOS schmitt DDE Tolerant Junction temperature Tj C 8

9 Conditions: DDE = 2.5 ±0.2 /DDI = 1.8 ±0.15, DDI = 1.5 ±0.1, SS = 0 Parameter Symbol alue Min Typ Max Unit Power supply voltage DDE DDI CMOS normal DDI CMOS normal DDI 0.65 DDI CMOS normal 1.7 DDE H level input voltage IH 1.5 CMOS schmitt DDI 0.8 DDI CMOS schmitt 2.5 CMOS schmitt DDE 0.8 DDE CMOS normal DDI CMOS normal DDI CMOS normal 0.7 L level input voltage IL CMOS schmitt DDI CMOS schmitt 2.5 CMOS schmitt DDE 0.2 Junction temperature Tj C WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device s electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand. 9

10 DC CHARACTERISTICS Single power supply : DD = 2.5 (Standard) Parameter Symbol Conditions (DD = 2.5 ± 0.2, SS = 0, Tj = 40 C to +125 C) alue Min Typ Max T2 0.1 T3, T4 0.2 T5 to T7 0.3 T8, T9 0.4 Power supply current* 1 IDDS TA 0.5 TB, TC 0.6 ma TD 0.8 TE 1.0 TF 1.1 TG 1.3 H level output voltage OH IOH = 100 μa DD 0.2 DD L level output voltage OL IOL = 100 μa H level output voltage -I characteristics 2.5 DD = 2.5 ±0.2 *2 L level output current -I characteristics 2.5 DD = 2.5 ±0.2 *2 Input leakage current IL ±5 μa Pull-up/pull-down resistance RP Pull-up IL = 0 Pull-down IH = DD *1 : When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are IH = DD, IL = SS, and Tj = +25 C. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used. *2 : Refer to (2) 2.5 in -I CHARACTERISTICS. Unit kω 10

11 Single power supply : DD = 1.8 Parameter Symbol Conditions (DD = 1.8 ± 0.15, SS = 0, Tj = 40 C to +125 C) alue Min Typ Max T2 0.1 T3, T4 0.2 T5 to T7 0.3 T8, T9 0.4 Power supply current* 1 IDDS TA 0.5 TB, TC 0.6 ma TD 0.8 TE 1.0 TF 1.1 TG 1.3 H level output voltage OH IOH = 100 μa DD 0.2 DD L level output voltage OL IOL = 100 μa H level output voltage -I characteristics 1.8 DD = 1.8 ±0.15 *2 L level output current -I characteristics 1.8 DD = 1.8 ±0.15 *2 Input leakage current IL ±5 μa Pull-up/pull-down resistance RP Pull-up IL = 0 Pull-down IH = DD *1 : When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are IH = DD, IL = SS, and Tj = +25 C. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used. *2 : Refer to (3) 1.8 in -I CHARACTERISTICS. Unit kω 11

12 Single power supply : DD = 1.5 Parameter Symbol Conditions (DD = 1.5 ± 0.1, SS = 0, Tj = 40 C to +125 C) alue Min Typ Max T2 0.1 T3, T4 0.2 T5 to T7 0.3 T8, T9 0.4 Power supply current* 1 IDDS TA 0.5 TB, TC 0.6 ma TD 0.8 TE 1.0 TF 1.1 TG 1.3 H level output voltage OH IOH = 100 μa DD 0.2 DD L level output voltage OL IOL = 100 μa H level output voltage -I characteristics 1.5 DD = 1.5 ±0.1 *2 L level output current -I characteristics 1.5 DD = 1.5 ±0.1 *2 Input leakage current IL ±5 μa Pull-up/pull-down resistance RP Pull-up IL = 0 Pull-down IH = DD *1 : When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are IH = DD, IL = SS, and Tj = +25 C. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used. *2 : Refer to (4) 1.5 in -I CHARACTERISTICS. Unit kω 12

13 Dual power supply : DDE = 3.3 /DDI = 2.5, 1.8, 1.5 (DDE = 3.3 ± 0.3 /DDI = 2.5 ±0.2, 1.8 ± 0.15, 1.5 ±0.1, SS = 0, Tj = 40 C to +125 C) Parameter Symbol Conditions alue Min Typ Max Unit T2 0.1 T3, T4 0.2 T5 to T7 0.3 T8, T9 0.4 Power supply current* 1 IDDS TA 0.5 TB, TC 0.6 ma TD 0.8 TE 1.0 TF 1.1 TG 1.3 OH4 3.3 output IOH = 100 μa DDE 0.2 DDE H level output voltage OH3 2.5 output IOH = 100 μa DDI 0.2 DDI OH2 1.8 output IOH = 100 μa DDI 0.2 DDI L level output voltage H level output -I characteristics OH1 1.5 output IOH = 100 μa DDI 0.2 DDI OL4 3.3 output IOL = 100 μa OL3 2.5 output IOL = 100 μa OL2 1.8 output IOL = 100 μa OL1 1.5 output IOL = 100 μa DDE = 3.3 ±0.3 *2 2.5 DDI = 2.5 ±0.2 *3 1.8 DDE = 1.8 ±0.15 *4 1.5 DDI = 1.5 ±0.1 *5 3.3 DDE = 3.3 ±0.3 *2 L level output 2.5 DDI = 2.5 ±0.2 *3 -I characteristics 1.8 DDE = 1.8 ±0.15 *4 1.5 DDI = 1.5 ±0.1 *5 Input leakage current IL ±5 μa Pull-up/pull-down resistance RP Pull-up IL = 0 Pull-down IH = DDE Pull-up IL = 0 Pull-down IH = DDI Pull-up IL = 0 Pull-down IH = DDI Pull-up IL = 0 Pull-down IH = DDI *1: When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are IH = DD, IL = SS, and Tj = +25 C. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used. *2: Refer to (1) 3.3 in -I CHARACTERISTICS. *3: Refer to (2) 2.5 in -I CHARACTERISTICS. *4: Refer to (3) 1.8 in -I CHARACTERISTICS. *5: Refer to (4) 1.5 in -I CHARACTERISTICS. kω 13

14 Dual power supply : DDE = 2.5 /DDI = 2.5, 1.8, 1.5 (DDE = 2.5 ± 0.2 /DDI = 1.8 ±0.15, 1.5 ± 0.1, SS = 0, Tj = 40 C to +125 C) Parameter Symbol Conditions alue Min Typ Max Unit T2 0.1 T3, T4 0.2 T5 to T7 0.3 T8, T9 0.4 Power supply current* 1 IDDS TA 0.5 TB, TC 0.6 ma TD 0.8 TE 1.0 TF 1.1 TG 1.3 H level output voltage OH3 2.5 output IOH = 100 μa DDE 0.2 DDE OH2 1.8 output IOH = 100 μa DDI 0.2 DDI L level output voltage H level output -I characteristics OH1 1.5 output IOH = 100 μa DDI 0.2 DDI OL3 2.5 output IOL = 100 μa OL2 1.8 output IOL = 100 μa OL1 1.5 output IOL = 100 μa DDE = 2.5 ±0.2 *2 1.8 DDI = 1.8 ±0.15 *3 1.5 DDI = 1.5 ±0.1 *4 2.5 DDE = 2.5 ±0.2 *2 L level output -I characteristics 1.8 DDI = 1.8 ±0.15 *3 1.5 DDI = 1.5 ±0.1 *4 Input leakage current IL ±5 μa Pull-up/pull-down resistance RP Pull-up IL = 0 Pull-down IH = DDE Pull-up IL = 0 Pull-down IH = DDI Pull-up IL = 0 Pull-down IH = DDI *1: When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are IH = DD, IL = SS, and Tj = +25 C. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used. *2: Refer to (2) 2.5 in -I CHARACTERISTICS. *3: Refer to (3) 1.8 in -I CHARACTERISTICS. *4: Refer to (4) 1.5 in -I CHARACTERISTICS. kω 14

15 -I CHARACTERISTICS (1) normal I/O -I characteristics [ Condition : DD = 3.0 ] H level output -I characteristics (DD = 3.0 ) L level output -I characteristics (DD = 3.0 ) 3.0 normal I/O OH-IOH (Min) <DD = 3.0 > 3.0 normal I/O OL-IOL (Min) <DD = 3.0 > OH () IOH (Min) (ma) normal I/O -I characteristics [ Condition : DD = 3.3 ] H level output -I characteristics (DD = 3.3 ) L level output -I characteristics (DD = 3.3 ) 3.3 normal I/O OH-IOH (Min) <DD = 3.3 > 3.3 normal I/O OL-IOL (Min) <DD = 3.3 > OH () IOH (Min) (ma) normal I/O -I characteristics [ Condition : DD = 3.6 ] H level output -I characteristics (DD = 3.6 ) L level output -I characteristics (DD = 3.6 ) 3.3 normal I/O OH-IOH (Min) <DD = 3.6 > 3.3 normal I/O OL-IOL (Min) <DD = 3.6 > OH () IOH (Min) (ma) IOL (Min) (ma) IOL (Min) (ma) IOL (Min) (ma) OL () OL () OL ()

16 (2) normal I/O -I characteristics [ Condition : DD = 2.3 ] H level output -I characteristics (DD = 2.3 ) L level output -I characteristics (DD = 2.3 ) 2.5 normal I/O OH-IOH (Min) <DD = 2.3 > 2.5 normal I/O OL-IOL (Min) <DD = 2.3 > 1.0 OH () IOH (Min) (ma) normal I/O -I characteristics [ Condition : DD = 2.5 ] H level output -I characteristics (DD = 2.5 ) 2.5 normal I/O OH-IOH (Min) <DD = 2.5 > 1.0 OH () IOL (Min) (ma) OL () L level output -I characteristics (DD = 2.5 ) 2.5 normal I/O OL-IOL (Min) <DD = 2.5 > 3 IOH (Min) (ma) 1 2 IOL (Min) (ma) normal I/O -I characteristics [ Condition : DD = 2.7 ] H level output -I characteristics (DD = 2.7 ) 2.5 normal I/O OH-IOH (Min) <DD = 2.7 > IOH (Min) (ma) 1.0 OH () OL () L level output -I characteristics (DD = 2.7 ) 2.5 normal I/O OL-IOL (Min) <DD = 2.7 > 3 IOL (Min) (ma) OL ()

17 (3) normal I/O -I characteristics [ Condition : DD = 1.65 ] H level output -I characteristics (DD = 1.65 ) 1.8 normal I/O OH-IOH (Min) <DD = 1.65 > OH () IOH (Min) (ma) 1 L level output -I characteristics (DD = 1.65 ) 1.8 normal I/O OL-IOL (Min) <DD = 1.65 > 2 1 IOL (Min) (ma) OL () 1.8 normal I/O -I characteristics [ Condition : DD = 1.8 ] H level output -I characteristics (DD = 1.8 ) L level output -I characteristics (DD = 1.8 ) 1.8 normal I/O OH-IOH (Min) <DD = 1.8 > 1.8 normal I/O OL-IOL (Min) <DD = 1.8 > OH () IOH (Min) (ma) 1 IOL (Min) (ma) OL () 1.8 normal I/O -I characteristics [ Condition : DD = 1.95 ] H level output -I characteristics (DD = 1.95 ) L level output -I characteristics (DD = 1.95 ) 1.8 normal I/O OH-IOH (Min) <DD = 1.95 > 1.8 normal I/O OL-IOL (Min) <DD = 1.95 > OH () IOH (Min) (ma) 2 IOL (Min) (ma) OL ()

18 (4) normal I/O -I characteristics [ Condition : DD = 1.4 ] H level output -I characteristics (DD = 1.4 ) L level output -I characteristics (DD = 1.4 ) 1.5 normal I/O OH-IOH (Min) <DD = 1.4 > 1.5 normal I/O OL-IOL (Min) <DD = 1.4 > OH () IOH (Min) (ma) normal I/O -I characteristics [ Condition : DD = 1.5 ] H level output -I characteristics (DD = 1.5 ) L level output -I characteristics (DD = 1.5 ) 1.5 normal I/O OH-IOH (Min) <DD = 1.5 > 1.5 normal I/O OL-IOL (Min) <DD = 1.5 > OH () IOH (Min) (ma) IOL (Min) (ma) IOL (Min) (ma) OL () OL () normal I/O -I characteristics [ Condition : DD = 1.6 ] H level output -I characteristics (DD = 1.6 ) L level output -I characteristics (DD = 1.6 ) 1.5 normal I/O OH-IOH (Min) <DD = 1.6 > 1.5 normal I/O OL-IOL (Min) <DD = 1.6 > OH () IOH (Min) (ma) IOL (Min) (ma) OL ()

19 AC CHARACTERISTICS (DD = 1.8 ± 0.15, SS = 0, Tj = 40 C to +125 C) Parameter Symbol alue Min Typ Max Unit Delay time tpd* 1 typ* 2 tmin* 3 typ* 2 ttyp* 3 typ* 2 tmax* 3 ns *1 : Delay time = propagation delay time, enable time, disable time *2 : typ is calculated from the cell specification. *3 : Measurement condition Measurement condition tmin ttyp tmax DD = 2.5 ± 0.2, SS = 0, Tj = 40 C to +125 C DD = 1.8 ± 0.15, SS = 0, Tj = 40 C to +125 C DD = 1.5 ± 0.1, SS = 0, Tj = 40 C to +125 C Note : tpd Max is calculated according to the maximum junction temperature (Tj). INPUT/OUTPUT CAPACITANCE (f = 1 MHz, DD = I = 0, Tj = +25 C) Parameter Symbol alue Unit Input pin CIN Max 16 pf Output pin COUT Max 16 pf Input/output capacitance CI/O Max 16 pf DESIGN METHOD Linking a floor plan tool and a logic synthesis tool enables automatic circuit optimization using floor plan information. In addition, CDDM (Clock Driven Design Method) clock tree synthesis tools using floor plan information is also available. Using floor plan information at a pre-layout stage prevents major problems with setup and hold timings which can occur after layout. Using a hierarchical layout method to support larger-scale circuit design considerably shortens the overall design cycle time. 19

20 THE NUMBER OF GATES USED AND PACKAGES 1. Counting the number of the gates used Evaluation of the basic cell count used has revealed some problems including the circuit complexities, difference of the utilization depending on the circuit design scheme (whether it is designed with the logic synthesis) or being unable to achieve the minimum layout with the logically synthesized circuit. To cope with those problems, Fujitsu Microelectronics developed the AREA as a criteria where the circuit size and the layout feasibility is determined. The AREA is a basic cell conceived from the viewpoint of congestion of the wiring; it has been calculated from the actual basic cell count and pin count in units of BC. Estimate method for the frame include the conventional one by the basic cell count and the one by the AREA for more detailed estimate. Hard macro basic cell count and AREA count for unit cell, I/O buffer cell or compiled cell are listed in the respective cell characteristic table. 2. Packages The table below lists the package types available and the reference number of gates used. Consult Fujitsu Microelectronics for the combination of each package and the availability. CE77 (-FRAME) Package & Pin Count Pin Pitch (mm) S Q FP k 1000k 2000k 3000k 4000k 5000k 6000k 7000k 8000k~ 274k 803k 965k H Q FP k 1776k 2276k 7128k P k B G A Note : The packages that can be used depend on the circuit configuration. For details, contact Fujitsu Microelectronics. 20

21 CE77 (T-FRAME) Package & Pin Count Pin Pitch (mm) L Q FP k 500k 1000k 1500k 2000k 2500k 3000k 3500k 4000k 4500k 5000k 5500k 744k 1241k 1375k 2109k H Q FP k 2109k 2678k 4538k F B G A k 646k 1375k 2109k P B G A 2109k 2678k 3789k Note : The packages that can be used depend on the circuit configuration. For details, contact Fujitsu Microelectronics. 21

22 BASIC CHARACTERISTICS Transfer characteristics (Typical CMOS input buffer) 1 OUT () DD = 1.95 DD = 1.8 DD = 1.6 DD = 1.5 DD = 1.4 Transfer characteristics (Typical CMOS input buffer) DD = DD = OUT () DD = IN () Transfer characteristics (Typical schmitt input buffer) 1 IN () OUT () DD = 1.4 DD = 1.5 DD = 1.6 DD = 1.8 DD =1.95 DD = 1.95 DD = 1.8 DD = 1.6 DD = 1.5 DD = IN () Transfer characteristics (Typical schmitt input buffer) 2 DD = 2.7 DD = 2.5 DD = 2.3 OUT () DD = 2.3 DD = 2.5 DD = IN () 22 (Continued)

23 (Continued) Transfer characteristics (3.3 normal CMOS input buffer DDI = 2.5 ) OUT () DDE = 3.0 DDE = 3.3 DDE = IN () Transfer characteristics (3.3 normal schmitt input buffer DDI = 2.5 ) 3.00 OUT () DDE = 3.0 DDE = 3.3 DDE = 3.6 DDE = 3.0 DDE = 3.3 DDE = IN () 23

24 FUJITSU MICROELECTRONICS LIMITED Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo , Japan Tel: Fax: For further information please contact: North and South America FUJITSU MICROELECTRONICS AMERICA, INC E. Arques Avenue, M/S 333 Sunnyvale, CA , U.S.A. Tel: Fax: Europe FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, Langen, Germany Tel: Fax: Korea FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul Korea Tel: Fax: Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore Tel: Fax: FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai , China Tel: Fax: FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: Fax: All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners. Edited Strategic Business Development Dept.