Medical Applications using PCI Express Altera Corporation Public
|
|
|
- Ethelbert Armstrong
- 5 years ago
- Views:
Transcription
1 Medical Applications using PCI Express
2 CY1 Agenda Trends in medical applications Role of PCI Express Altera PCI Express solution PCI Express demo 2
3 Y2 a1 Our Customers Tell Us Global Healthcare Demand Increasing Growing and aging population New clinical therapies and diagnostics Changing insurance coverage Increasing patient expectations Increasing standards of living Changing disease profiles 3
4 Medical Sub-Segments Diagnostic imaging Ultrasound (US) Computed tomography (CT) Magnetic resonance imaging (MRI) Positron emission tomography (PET) X-ray Electro-medical Patient monitoring Ventilation and life support Anesthesia Cardiac rhythm management (CRM) Automatic external defibrillators (AED) Pacing systems Implantable cardiac defibrillators (ICD) Other medical lab equipment Scientific and lab instrumentation Radiation AED Blood Analysis Centrifuge 4
5 Diagnostic Imaging Trends Modality Trend All 1. Trend towards digital imaging - higher resolution and 3-D imaging 2. Increased amount of high-speed filtering Trend towards serial backplanes Portable imaging has potential to reach wider customer base CT MRI Ultrasound X-ray CT and PET Nuclear/PET Single slice to multi-slice Higher Tesla (T) based systems Higher growth rates in developing nations due to lower system costs Higher growth rates in developing nations due to lower system costs Evolution of combined modalities The fastest growing modality compound annual growth rate (CAGR) of 12% 5
6 Trends in Medical Systems
7 Our Customers Tell Us Healthcare Providers Driving Towards: Individualized patient focus Medical OEM solutions Handheld and portable form factors Flexible Modular Cost-effective Medical OEM solutions Easy-to-use GUI Connectivity Software upgradeable Increased caregiver productivity 7
8 Product Development Trends Market dynamics drive focus on differentiating via software and firmware a. Signal acquisition Signal acquisition Signal acquisition Signal / image Signal processing / image processing Single board Single computer board computer Switch fabric Switch fabric Common hardware architectures are emerging: a. Chassis-based, premium systems b. Modular-based, mid-range systems c. Handheld, value systems b. Signal Acquisition Signal Acquisition Signal acquisition c. Single board computer LCD touch screen Signal/Image Signal Processing /Image Signal/image Processing processing Architectural building blocks becoming standardized Interface I/O Memory System-on-a-chip Co-processing Add-on features 8
9 CY3 Three Emerging Platforms Chassis Leveraging PCIe/GbE for backplane interconnect High-end medical imaging Modular Leveraging SBCs for software convenience and COTS hardware Patient monitoring, ultrasound, x-ray Handheld Leveraging system-on-a-programmable-chip (SOPC) FPGAs Low-end patient monitoring/ultrasound 9
10 CY4 T&M Chassis System in 2008 Asymmetric data flow Scalable to smaller chassis Applications: High-end medical imaging CT, MR, PET Devices: Acquisition: Cyclone III FPGAs Processing: Stratix III FPGAs Configuration and BIST: MAX III CPLDs Competition: FPGAs, ASICs, digital signal processing (DSP) devices Data acquisition card Line I/Fs detectors or pins Data acquisition card Line I/Fs detectors or pins Processing card DRAM DSP Analog I/O. Up to 64 Analog I/O DRAM. Up to 8 DRAM 333MHz DDR2 FPGA 32x1.25G LVDS DRAM 333MHz DDR2 FPGA 32x1.25G LVDS DRAM 400MHz DDR3 400MHz DDR3 8x1.25G 4x FPGA FPGA LVDS 10G PCIe x4 PCIe x4 Switched PCI-e 2.0 backplane PCIe x16 PCIe x4 PCIe x128 PCIe x128 Single board computer Switched PCI-e fabric Switched PCI-e fabric Processing card DRAM DRAM DRAM DSP 400MHz DDR3 400MHz DDR3 8x1.25G 4x FPGA FPGA LVDS 10G PCIe x16 10
11 T&M Modular System in 2008 Stackable modules Applications: Mobile equipment Patient monitoring Endoscopes Ultrasound, x-ray Devices: Low end: Cyclone III FPGAs Stackable: Stratix III FPGAs Configuration and BIST: MAX III CPLDs Competition: GPPs, DSP devices, FPGAs, ASICs Single board computer Line I/Fs detectors or sensors DRAM SATA drive FLASH USB Ethernet IF daughterboards 8x1.25G or SS LVDS Application dependent Signal interface Analog I/O CPU NorthBridge SouthBridge Pci-E 1.2 x1,x4 100 MHz FPGA custom logic Flash DIMM VGA PCI-e 1.2 x1,x4,x8 300 MHz DDR2 DRAM S R I O PCIe FPGA board Application independent Signal acquisition Signal processing DSP option 11
12 CY5 T&M Handheld Devices in 2008 Optional Optional add-on Add-On feature Feature boards Boards Line I/Fs detectors or sensors Analog I/O G LVDS or PCIe Signal acquisition Application dependent Baseboard application independent 8x0.5-1G LVDS LVDS FPGA with Nios processors+ custom logic 200 MHz DDR2 DRAM LCD touch panel 100 MHz Flash GbE ASSP x GbE ASSP USB2.x GbE Ethernet EMIF or SRIO DSP optional Optional connectivity Applications: Low-end patient monitoring, portable ultrasound, endoscopes Device: Mid-range: Cyclone III; High-end: HardCopy III, MPU, configuration and BIST: MAX III Competition: Low-end: MCUs, DSP devices, ASICs 12
13 Altera Technology Solutions
14 Video and Image Processing Suite DSP processor FPGA + video imaging library Integration with Texas Instruments IDE (Code Composer Studio) and SOPC Builder Deinterlacer Scaler 2D FIR filter Avalon I/Fs Image mixer/ blender 2D median filter Atlantic I/Fs Video buffer compiler Color space conversion 2D FFT Coprocessing design suite Video inputs Video outputs Video hardware platforms development kits and reference designs 14
15 CY6 Deliver Faster Results and Lower Cost Use Nios II embedded processor and SOPC Builder for system integration Multiple Discrete Off-the-Shelf Devices System-on-a- Programmable Chip USB Altera FPGA CPU SDRAM VGA controller 10/100 Ethernet MAC 10 UARTs Host PC SDRAM JTAG UART UART UART UART UART Nios CPU UART UART UART UART UART SDRAM controller Avalon interface VGA controller USB controller 10/100 Ethernet MAC Custom logic 1 Quarter Saved on Two-Year Project! 15
16 Y7 Complete Memory Solutions Advanced FPGA Architecture DQS phase shift circuitry Six registers in I/Os Feature-rich PLLs and clock management Memory Controller MegaCore intellectual property (IP) Open source datapath Reference designs GUI Included in the free IP base suite Software Support Automatic generated constraints System-level timing analysis SPICE and IBIS simulation models Development Kits and Hardware Reference Platforms Demo project Board design guidelines Schematic and Gerber files Device Handbook, Application Note Interface description Timing analysis Electrical analysis 16
17 DSP Blocks for DSP Algorithms Input Register Unit Input Register Unit Optional Pipelining Optional Pipelining + - Σ + - Σ R + R + R R Output Multiplexer Output Multiplexer Optional RND & SAT Unit Optional RND & SAT Unit Output Register Unit Output Register Unit Basic multiplier modes 8 x (9x9) 6 x (12x12) 4 x (18x18) 2 x (36x36) 2 x complex (18x18) Sum modes 4 x sum of two (18x18) 2 x sum of four (18x18) Accumulation 2 x Acc Cascade modes Input cascade Output cascade Rounding Unbiased and biased Saturation Asymmetrical and symmetrical Barrel shifter Arithmetic, logical, and rotational 17
18 External Memory Interfaces Stratix III FPGAs are the only FPGAs in the industry to offer DDR3 interfaces Device family Interconnect DDRIII DDRII QDR II QDR II+ RLDRAM II Stratix III FPGAs Performance* ** 400 MHz 400 MHz 350 MHz 400 MHz 400 MHz Stratix II FPGAs/ Stratix II GX FPGAs Performance N/A 333 MHz 300 MHz N/A 300 MHz ** Pending Characterization 18
19 PCI Express Solutions
20 PCI Express Configuration (x1, x4, x8) From FPGA Transmit PIPE Phase Comp FIFO Byte Serializer 8b/10b Encoder Bit Serializer Pre- Emphasis To FPGA Receive PIPE Phase Comp FIFO Byte Ordering 8b/10b Decoder Rate Matcher XAUI Lane Deskew Word Aligner Bit Deserializer CDR Equalizer Central Block XAUI State Machine PCI Express State Machine Gigabit Ethernet State Machine Power Down and Reset Dynamic Configuration Central Transmit Clock and Divider Block PCI Express specific blocks 20
21 Altera PCI Express Solutions Complete, easy-to-use PCI Express solutions x1, x4 and x8 endpoints Industry-leading design flow with Altera IP MegaCore function Stratix II GX, Cyclone II, Stratix II, HardCopy II, and Stratix GX device family support Low-risk, hardware-verified solutions Device characterization and PCI-SIG compliance workshops 2 generations of FPGAs with embedded transceivers Stratix GX FPGAs passed PCI-SIG compliance Stratix II GX FPGAs passed PCI-SIG compliance Development/demo boards Fastest Time-To-Market with a Reliable PCI Express Endpoint Solution 21
22 PCI-SIG Compliance and Interoperability Motherboard vendor Intel HP IBM Result Test equipment vendor Wavecrest Agilent Result ATI Catalyst nvidia VIA Tektronix VMETRO Bridge/switch tested Result Intel PLX IDT LeCroy Interoperability Result Freescale PowerQUICC III IDT Switches all the PCI-SIG Gold-Suite Compliance Tests with 100% Pass Rate 22
23 Reliability - Interoperability Partnered with Freescale to create and present joint working PCI Express solution Demonstrated Freescale PowerQUICC III-to-Altera Stratix II GX interoperation Verified working PCI Express interface for up to 8 lanes Freescale MPC8548E MPC8547E MPC8545E MPC8543E MPC8641 MPC8641D MPC8572E and future MPC85xx processors with PCI Express Altera Stratix II GX FPGA 23
24 PCIe Board EP2SGX90FF1508 x8 PCI Express DDRII 72 bit, 333 MHz QDRII 36 bit, 300 MHz (350-MHz QDRII+) 2x SFP ports JTAG header 10/100/1G Ethernet 2x mezzanine connector Up to 84 LVDS Up to 6 transceivers Up to 3 clocks SMA clock input PCI Express Development Kit Stratix II GX Edition DK-PCIE-2SGX90N (US $2,995) 24
25 PCI Express IP Core Upper Protocol Layers Physical Coding Sub-layer Physical Layer PCS SERDES x1 PCI Express IP Core x1 x4 x8 PIPE Interface PCS PCS SERDES x1 SERDES x1 PCS SERDES x1 PCI Express 1.1 compliance Support for up to 4 virtual channels (VCs) Configurable maximum payload up to 2 Kbytes 128, 256, 512, 1024, or 2048 bytes Configurable retry buffer Optional end-to-end cyclic redundancy code (ECRC) generation/checking Optional advanced error reporting (AER) Flexible reference clock support (100, 125, or MHz) 25
26 Summary PCI Express adopted in current and next generation medical systems Altera FPGAs provide comprehensive support for PCI Express Arria GX FPGAs for mainstream applications Stratix II GX FPGAs for emerging high-performance applications Altera PCI Express solution proven in real systems Complete PCI-SIG compliance Characterization reports, development kits 26
27 PCI Express Demo
Implementing Video and Image Processing Designs Using FPGAs. Click to add subtitle
Implementing Video and Image Processing Designs Using FPGAs Click to add subtitle Agenda Key trends in video and image processing Video and Image Processing Suite Model-based design for video processing
Designing with Gbps Transceiver-Based FPGAs Altera Corporation Public
Designing with 6.375-Gbps Transceiver-Based FPGAs Agenda Market trends in serial I/O protocols Transceiver-based FPGAs Designing with transceivers Protocol solutions Summary 2 Market Trends in Serial I/O
Stratix. High-Density, High-Performance FPGAs. Available in Production Quantities
Stratix High-Density, High-Performance FPGAs Available in Production Quantities February 2004 High-Density, High-Performance FPGAs Altera s award-winning Stratix FPGA family delivers the most comprehensive
White Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
Field Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
1. Overview for the Arria V Device Family
1. Overview for the Arria V Device Family December 2011 AV51001-1.2 AV51001-1.2 Built on the 28-nm low-power process technology, Arria V devices offer the lowest power and lowest system cost for mainstream
1. Overview for the Arria II Device Family
1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture
Arria 10 Transceiver PHY User Guide
Arria 10 Transceiver PHY User Guide Subscribe UG-A10XCVR 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 Transceiver PHY User Guide Contents Arria 10 Transceiver PHY Overview...1-1
System-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
How FPGAs Enable Automotive Systems
How FPGAs Enable Automotive Systems Tapan A. Mehta Sr. Strategic Marketing Manager Altera Corporation 101 Innovation Dr., MS: 1102 San Jose, CA 95134, U.S.A (408) 544 8246 Email: tmehta@altera.com Overview
Arria V GX Transceiver Starter Kit
Page 1 of 4 Arria V GX Transceiver Starter Kit from Altera Ordering Information Transceiver Starter Kit Contents Starter Board Photo Related Links The Altera Arria V GX Transceiver Starter Kit provides
Interfacing FPGAs with High Speed Memory Devices
Interfacing FPGAs with High Speed Memory Devices 2002 Agenda Memory Requirements Memory System Bandwidth Do I Need External Memory? Altera External Memory Interface Support Memory Interface Challenges
Intel Cyclone 10 GX Device Overview
Intel Cyclone 10 GX Device Overview Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents... 3 Key Advantages of Intel Cyclone 10 GX Devices... 3 Summary of Intel Cyclone 10 GX
Designing Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
Qsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
1. Cyclone IV FPGA Device Family Overview
May 2013 CYIV-51001-1.8 1. Cyclone IV FPGA Device Family Overview CYIV-51001-1.8 Altera s new Cyclone IV FPGA device amily extends the Cyclone FPGA series leadership in providing the market s lowest-cost,
The Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
Optimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
White Paper Understanding 40-nm FPGA Solutions for SATA/SAS
White Paper Understanding 40-nm Solutions for /SAS This white paper describes the and SAS protocols, how the protocols are used, explains the value and SAS in terms of usage in an, and illustrates how
Section I. Stratix II GX Device Data Sheet
Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture,
10-Gbps Ethernet Hardware Demonstration Reference Design
10-Gbps Ethernet Hardware Demonstration Reference Design July 2009 AN-588-1.0 Introduction This reference design demonstrates wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design
4K Format Conversion Reference Design
4K Format Conversion Reference Design AN-646 Application Note This application note describes a 4K format conversion reference design. 4K resolution is the next major enhancement in video because of the
PowerQUICC Simplifies Industrial Deterministic Protocols and Applications
June, 2007 PowerQUICC Simplifies Industrial Deterministic Protocols and Applications Donna Imam, Industrial Market Development Manager Networking Systems Division, NCSG Outline Industrial market trends
Intel Cyclone 10 GX Transceiver PHY User Guide
Intel Cyclone 10 GX Transceiver PHY User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Intel Cyclone 10 GX Transceiver PHY
Altera Product Overview. Altera Product Overview
Altera Product Overview Tim Colleran Vice President, Product Marketing Altera Product Overview High Density + High Bandwidth I/O Programmable ASSP with CDR High-Speed Product Term Embedded Processor High
Five Ways to Build Flexibility into Industrial Applications with FPGAs
GM/M/A\ANNETTE\2015\06\wp-01154- flexible-industrial.docx Five Ways to Build Flexibility into Industrial Applications with FPGAs by Jason Chiang and Stefano Zammattio, Altera Corporation WP-01154-2.0 White
MicroTCA for Medical Applications
1 / 7 MicroTCA for Medical Applications By Claudia Bestler, Dr. Stephan Rupp, Kontron W ithin the shortest period of time, a huge choice of Advanced Mezzanine Cards has become available on the market.
ARM and x86 on Qseven & COM Express Mini. Zeljko Loncaric, Marketing Engineer, congatec AG
ARM and x86 on Qseven & COM Express Mini Zeljko Loncaric, Marketing Engineer, congatec AG Content COM Computer-On-Module Concept Qseven Key Points The Right ARM Integration with Freescale i.mx6 Qseven
Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim
Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Ray Duran Staff Design Specialist FAE, Altera Corporation 408-544-7937
8. Migrating Stratix II Device Resources to HardCopy II Devices
8. Migrating Stratix II Device Resources to HardCopy II Devices H51024-1.3 Introduction Altera HardCopy II devices and Stratix II devices are both manufactured on a 1.2-V, 90-nm process technology and
ML505 ML506 ML501. Description. Description. Description. Features. Features. Features
ML501 Purpose: General purpose FPGA development board. Board Part Number: HW-V5-ML501-UNI-G Device Supported: XC5VLX50FFG676 Price: $995 The ML501 is a feature-rich and low-cost evaluation/development
MicroTCA / AMC Solutions for Real-Time Data Acquisition
THE MAGAZINE OF RECORD FOR THE EMBEDDED COMPUTING INDUSTRY May 2013 TECHNOLOGY IN SYSTEMS MicroTCA / AMC Solutions for Real-Time Data Acquisition MicroTCA has evolved out of the world of ATCA to become
AN 462: Implementing Multiple Memory Interfaces Using the ALTMEMPHY Megafunction
AN 462: Implementing Multiple Memory Interfaces Using the ALTMEMPHY Megafunction April 2009 AN-462-1.3 Introduction Many systems and applications use external memory interfaces as data storage or buffer
DDR and DDR2 SDRAM Controller Compiler User Guide
DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
AN 610: Implementing Deterministic Latency for CPRI and OBSAI Protocols in Altera Devices
AN 610: Implementing Deterministic Latency for CPRI and OBSAI Protocols in Altera Devices July 2010 AN-610-1.0 This application note describes how to implement deterministic latency for Common Public Radio
Technology Roadmap 2002
2002 Technology Roadmap Agenda Investing in Our Future Advanced Process Technology Rising Costs of ASIC Development Core Technology Improvements Product Family Roadmaps Development Tools Programmable Systems
1. Stratix IV Device Family Overview
1. Stratix IV Device Family Overview SIV51001-3.0 Altera Stratix IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without
Cyclone 10 GX Advance Information Brief
Cyclone 10 GX Advance Information Brief AIB-01028 2017.02.13 Subscribe Send Feedback Contents Contents... 3 Key Advantages of Cyclone 10 GX Devices...3 Summary of Cyclone 10 GX Features... 4 Cyclone 10
AN 829: PCI Express* Avalon -MM DMA Reference Design
AN 829: PCI Express* Avalon -MM DMA Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Latest document on the web: PDF HTML Contents Contents 1....3 1.1. Introduction...3 1.1.1.
AN 690: PCI Express DMA Reference Design for Stratix V Devices
AN 690: PCI Express DMA Reference Design for Stratix V Devices an690-1.0 Subscribe The PCI Express Avalon Memory-Mapped (Avalon-MM) DMA Reference Design highlights the performance of the Avalon-MM 256-Bit
40-Gbps and 100-Gbps Ethernet in Altera Devices
40-Gbps and 100-Gbps Ethernet in Altera Devices Transceiver Portfolio Workshops 2009 Agenda 40/100 GbE standards 40/100 GbE IP in Altera devices Stratix IV GT FPGA features and advantages Altera standards
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
1. Overview for Cyclone V Device Family
1. Overview for Cyclone V Device Family November 2011 CV-51001-1.1 CV-51001-1.1 Cyclone V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements;
Signal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
10 Gigabit XGXS/XAUI PCS Core. 1 Introduction. Product Brief Version April 2005
1 Introduction Initially, network managers use 10 Gigabit Ethernet to provide high-speed, local backbone interconnection between large-capacity switches. 10 Gigabit Ethernet enables Internet Service Providers
Section I. Device Core for Arria II Devices
Section I. Device Core for Arria II Devices This section provides a complete overview of all features relating to the Arria II device family, the industry s first cost-optimized 40 nm FPGA family. This
Terasic THDB-SUM SFP. HSMC Terasic SFP HSMC Board User Manual
Terasic THDB-SUM SFP HSMC Terasic SFP HSMC Board User Manual Document Version 1.00 AUG 12, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT... 2 1.3
8. Introduction to UniPHY IP
8. Introduction to Uni IP November 2011 EMI_RM_008-1.1 EMI_RM_008-1.1 The Altera and SDRAM controllers with Uni, QDR II and QDR II+ SRAM controllers with Uni, and RLDRAM II controller with Uni provide
Components of a MicroTCA System
Micro TCA Overview0 Platform, chassis, backplane, and shelf manager specification, being developed through PICMG Allows AMC modules to plug directly into a backplane Fills the performance/cost gap between
Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
Arria V GX Video Development System
Arria V GX Video Development System Like Sign Up to see what your friends like. The Arria V GX FPGA Video Development System is an ideal video processing platform for high-performance, cost-effective video
EasyGX. GX Development Kit Guide. Ver: 1.0. Cytech Technology A Macnica Company
EasyGX GX Development Kit Guide Ver: 1.0 Cytech Technology A Macnica Company www.cytech.com 2013-04-25 Copyrights Copyright 2013 Cytech Technology Ltd. All Rights Reserved 1 Reversion History Updated
VXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
6. I/O Features in Stratix IV Devices
6. I/O Features in Stratix IV Devices September 2012 SIV51006-3.4 SIV51006-3.4 This chapter describes how Stratix IV devices provide I/O capabilities that allow you to work in compliance with current and
Section I. Cyclone II Device Family Data Sheet
Section I. Cyclone II Device Family Data Sheet This section provides information for board layout designers to successfully layout their boards for Cyclone II devices. It contains the required PCB layout
Welcome. Altera Technology Roadshow 2013
Welcome Altera Technology Roadshow 2013 Altera at a Glance Founded in Silicon Valley, California in 1983 Industry s first reprogrammable logic semiconductors $1.78 billion in 2012 sales Over 2,900 employees
Altera Product Catalog
Altera Product Catalog The Programmable Solutions Company Innovate, differentiate, and win At Altera, we ve been promoting innovation yours and ours ever since we invented the world s first programmable
SGMII Interface Implementation Using Soft-CDR Mode of Stratix III Devices
SGMII Interface Implementation Using Soft-CDR Mode of Stratix III Devices May 2008, version 1.0 Application Note 518 Introduction Stratix III device family are one of the most architecturally advanced,
Section I. Arria GX Device Data Sheet
Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture,
Recommended Protocol Configurations for Stratix IV GX FPGAs
Recommended Protocol s for Stratix IV GX FPGAs AN-577-3.0 Application Note The architecture of the Altera Stratix IV GX FPGA is designed to accommodate the widest range of protocol standards spread over
6. I/O Features for HardCopy IV Devices
6. I/O Features for HardCopy IV Devices March 2012 HIV51006-2.3 HIV51006-2.3 This chapter describes the I/O standards, features, termination schemes, and performance supported in HardCopy IV devices. All
Section I. Cyclone II Device Family Data Sheet
Section I. Cyclone II Device Family Data Sheet This section provides provides information for board layout designers to successfully layout their boards for Cyclone II devices. It contains the required
Errata Sheet for Cyclone IV Devices
Errata Sheet for Cyclone IV Devices ES-01027-2.3 Errata Sheet This errata sheet provides updated information on known device issues affecting Cyclone IV devices. Table 1 lists specific Cyclone IV issues,
New System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics
New System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics Introduction Recently, the laser printer market has started to move away from custom OEM-designed 1 formatter
Micetek International Inc. Professional Supplier for PowerPC Development Tools
Introduction of Micetek PowerPC development tools (2009) Freescale PowerPC processors are ideal for RISC embedded application. With excellent performance, high level of integration and advanced technology,
Intel Arria 10 Device Overview
A10-OVERVIEW 2017.09.20 Subscribe Send Feedback Contents Contents... 3 Key Advantages of Intel Arria 10 Devices... 4 Summary of Intel Arria 10 Features...4 Intel Arria 10 Device Variants and Packages...7
H100 Series FPGA Application Accelerators
2 H100 Series FPGA Application Accelerators Products in the H100 Series PCI-X Mainstream IBM EBlade H101-PCIXM» HPC solution for optimal price/performance» PCI-X form factor» Single Xilinx Virtex 4 FPGA
Stratix III FPGAs. Bring your ideas to life.
Stratix III FPGAs Bring your ideas to life. It s a jungle out there. Give your ideas life with a device that puts your designs at the top of the food chain. Cheetah-like speed, elephant-sized memory, and
Stratix GX. Introduction. Features... FPGA Family. Preliminary Information
Stratix GX FPGA Family November 2002, ver. 1.0 Data Sheet Introduction Preliminary Information The Stratix TM GX family of devices is Altera s second FPGA family to combine high-speed serial transceivers
Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules
A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs
PEX8764, PCI Express Gen3 Switch, 64 Lanes, 16 Ports
Highlights PEX8764 General Features o 64-lane, 16-port PCIe Gen3 switch Integrated 8.0 GT/s SerDes o 35 x 35mm 2, 1156-ball FCBGA package o Typical Power: 1. Watts PEX8764 Key Features o Standards Compliant
Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors
Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Paul Ekas, DSP Engineering, Altera Corp. pekas@altera.com, Tel: (408) 544-8388, Fax: (408) 544-6424 Altera Corp., 101
Micetek International Inc. Professional Supplier for PowerPC Development Tools
Introduction of PowerPC development tools (2008) Freescale PowerPC processors are ideal for RISC embedded application. With excellent performance, high level of integration and advanced technology, these
Hardware Design Guidelines for Freescale s High-Performance Digital Signal Processors
June 2010 Hardware Design Guidelines for Freescale s High-Performance Digital Signal Processors Colin McEwan Systems and Applications Engineer Agenda Introduction and Review Agenda The Freescale AMC ECO-System
10. Introduction to UniPHY IP
10. Introduction to Uni IP November 2012 EMI_RM_008-2.1 EMI_RM_008-2.1 The Altera,, and LP SDRAM controllers with Uni, QDR II and QDR II+ SRAM controllers with Uni, RLDRAM II controller with Uni, and RLDRAM
ALTERA FPGAs Architecture & Design
ALTERA FPGAs Architecture & Design Course Description This course provides all theoretical and practical know-how to design programmable devices of ALTERA with QUARTUS-II design software. The course combines
4. DSP Blocks in Stratix IV Devices
4. DSP Blocks in Stratix IV Devices February 2011 SIV51004-3.1 SIV51004-3.1 This chapter describes how the Stratix IV device digital signal processing (DSP) blocks are optimized to support DSP applications
Laboratory Exercise 5
Laboratory Exercise 5 Bus Communication The purpose of this exercise is to learn how to communicate using a bus. In the designs generated by using Altera s SOPC Builder, the Nios II processor connects
DDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler November 2005, Compiler Version 3.2.0 Errata Sheet Introduction This document addresses known errata and documentation changes for version 3.2.0 of the DDR & DDR2 SDRAM
DDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler May 2006, Compiler Version 3.3.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1.
PCI Express High Performance Reference Design
PCI Express High Performance Reference Design AN-456-1.4 Application Note The PCI Express High-Performance Reference Design highlights the performance of the Altera Stratix V Hard IP for PCI Express and
PCI Express Avalon-MM DMA Reference Design
PCI Express Avalon-MM DMA Reference Design AN-690 2016.05.28 Subscribe Send Feedback Contents Contents 1 AN 690:...3 1.1 Deliverables Included with the Reference Design...3 1.2 Reference Design Functional
Cyclone V Device Overview
Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents... 3 Key Advantages of Cyclone V Devices... 3 Summary of Cyclone V Features...4 Cyclone V Device Variants and Packages...
Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability
Jeff Hill LANSCE Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability Obsolesce Old designs multiplexing one type
APEX II The Complete I/O Solution
APEX II The Complete I/O Solution July 2002 Altera introduces the APEX II device family: highperformance, high-bandwidth programmable logic devices (PLDs) targeted towards emerging network communications
Ettus Research Update
Ettus Research Update Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 Recent New Products 3 Third Generation Introduction Who am I? Core GNU Radio contributor since 2001 Designed
Interfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices
Interfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices November 2005, ver. 3.1 Application Note 325 Introduction Reduced latency DRAM II (RLDRAM II) is a DRAM-based point-to-point memory device
SPTWIMAXCC1E Multi-Standard Baseband AMC Channel Card
Product Brief Document Number: SPTWIMAXCC1EPB Agile Number: 26-75938 Rev. 0, 04/2007 SPTWIMAXCC1E Multi-Standard Baseband AMC Channel Card The Freescale SPTWIMAXCC1E multi-standard baseband advanced mezzanine
UT90nSDTC-EVB, Gbps Quad-lane SerDes Macro Evaluation Board Data Sheet February 2014
Semicustom Products UT90nSDTC-EVB, 3.125 Gbps Quad-lane SerDes Macro Evaluation Board Data Sheet February 2014 www.aeroflex.com/radhardasic FEATURES Aeroflex UT90nHBD 3.125 Gbps SerDes Macro transceiver,
Building Gigabit Interfaces in Altera Transceiver Devices
Building Gigabit Interfaces in Altera Transceiver Devices Course Description In this course, you will learn how you can build high-speed, gigabit interfaces using the 28- nm embedded transceivers found
Intel MAX 10 FPGA Device Overview
Intel MAX 10 FPGA Device Overview Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents...3 Key Advantages of Intel MAX 10 Devices... 3 Summary of Intel MAX 10 Device Features...
System-on Solution from Altera and Xilinx
System-on on-a-programmable-chip Solution from Altera and Xilinx Xun Yang VLSI CAD Lab, Computer Science Department, UCLA FPGAs with Embedded Microprocessors Combination of embedded processors and programmable
FPGA Co-Processing Architectures for Video Compression
Co-Processing Architectures for Compression Overview Alex Soohoo Altera Corporation 101 Innovation Drive San Jose, CA 95054, USA (408) 544-8063 asoohoo@altera.com The push to roll out high definition video
Cyclone V Device Overview
2014.10.06 CV-51001 Subscribe The Cyclone V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements
Server System Infrastructure (SM) (SSI) Blade Specification Technical Overview
Server System Infrastructure (SM) (SSI) Blade Specification Technical Overview May 2010 1 About SSI Established in 1998, the Server System Infrastructure (SM) (SSI) Forum is a leading server industry group
SerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices
IP Core Design Example User Guide for Intel Arria 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start
Quartus II Software Version 10.0 SP1 Device Support
Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus II software.
Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly
Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Jun Balangue Keysight Technologies Singapore Jun_balangue@keysight.com Abstract This paper
PCI Express High Performance Reference Design
2014.12.19 AN-456-2.3 Subscribe The PCI Express High-Performance Reference Design highlights the performance of the Altera s PCI Express products. The design includes a high-performance chaining direct