Fig.12.5 Serial Data Line during Serial Communication

Size: px
Start display at page:

Download "Fig.12.5 Serial Data Line during Serial Communication"

Transcription

1 Lecture-66 Asynchronous Serial Data Communication A serial data signal is divided into time intervals called bit times as shown in fig.2.5. During each bit time interval (T B ), the signal is either a 0 or ; it can change logic levels only at the start of a new bit time interval. Serial Data 0 TB TB TB TB TB TB time Fig.2.5 Serial Data Line during Serial Communication The rate at which serial transmission takes place is called the Baud Rate. It is essentially equal to the number of bits of information that are transmitted per second. Since bit is transmitted for a time interval equal to bit time, T B, the baud rate is given by Baud Rate= Time = T B (s/ second) For example, in a teletypewriter (TTY) system, T B is 9.09 msec. This gives a baud rate of 0 bits/sec. Commonly used baud rates are 0, 50, 300, 600, 900,200, 2400, 4800, 9600,3.8k,4.4k,9.2k, 38.4k, 57.8k. When asynchronous serial data are transmitted between two devices such as CRT terminal & microprocessor, a standard format is used to transmit a single data character as shown in fig.2.6. This format consists of three or four parts:

2 ) A START bit, which is always logic 0 called space. 2) Five to eight data bits, representing the actual information being transmitted. The LSB are normally transmitted first. 3) An optional priority bit for error detection capability. If the parity bit is included, either odd or even parity can be used. 4), ½ or 2 stop bits which are always s. ½ (one and half stop bits) would be represented as a level, which lasts for ½ bit time. Most frequently, there will be 2 STOP bits. Mark/ Idle State Serial Data 0 START (5 to8 data bits) D0 D D2 D3 D4 D5 D6 D7 Optinal Parity Stop (s) TB TB TB TB TB TB TB TB TB TB TB TB Fig.2.6 Serial Data Line to Transmit a during Asynchronous Serial Communication For a given system, the number of data bits, the optional parity bit and the number of STOP bits are fixed by the design. Fig.2.7 shows an example of a serial data word that uses 7 data bits, an even parity bit and 2 STOP bits. The 7 data bits are the ASCII code to time alpha numeric character K being transmitted. Mark/ Idle State Serial Data 0 START (7 data bits for character 'K') D0 D D2 D3 D4 D5 D6 Even Parity Two Stop (s) TB TB TB TB TB TB TB TB TB TB TB time Fig.2.7 Serial Data Line to Transmit K in Asynchronous Mode

3 The complete serial data word counting begins with a START bit of 0. The signal line is assumed to be transmitting a constant HIGH level prior to the START bit. This is called mark state or idle state. Whenever a data is not being transmitted, the signal line is always in mark state. Thus, the beginning of each data character is characterized by a to 0 transmission when the START bit occurs. Here the START bit is followed by 7 bits of data, beginning with LSB and ending with MSB. These the actual data being transmitted here are read as 00 0 which happens to be the ASCII code for K. The data bits are followed by an even parity bit; in this case it is 0. Since 7 data bits contain an even number of s. The parity bit is followed by 2 STOP bits, which are always s. Even though the receiver and transmitter in an asynchronous data transfer are not synchronized with respect to the time at which a character is transmitted, once the transmitter starts to send a character, the receiver synchronizes itself with the bit times of the character in order to sample them at the correct time. The baud rate of the transmitter & receiver are set to the same value. A start bit synchronizes transmitter and receiver. The receiver synchronizes its operation with the transmitter on the to 0 transition of the data line. It waits one half a bit time, checks the input to make sure it is still logic 0 and therefore a valid start bit - and begins sampling the data line at intervals equal to one bit time. The data line is sampled at the centre of each transmitted bit. This eliminates errors that might occurs if sampling takes place at the beginning of each bit time, since

4 the leading or trailing edges of the transmission on the data line are distorted in transmission. It then samples the parity bit & stop bits. The actual information, which the transmitter is sending to the receiver, is contained in the data bits. The data bits of each transmitted word are formed by the START & STOP bits. The receiver uses these framing bits as a means for determining which bits are the data bits. Synchronous Serial Data Transmission: Asynchronous serial data transmission in the most widely used type of serial communication. In this transmission each character needs start bit, 2 stops bit and may be one parity bit in addition to data bits to separate the characters. These extra bits increase the amount of time required to transmit a single character. Synchronous serial data communication does not use the extra START & STOP bits. Data words are transmitted continuously one after the other with no indication of character boundaries. The synchronization between the receiver and transmitting is accomplished by transmitting a special synchronizing word or character after a specific number of data words. The synchronizing character is an 8-bit character that would not normally appear in a stream of data words. A commonly used sync character is = 6 6 which is the ASCII code for the synchronizing character SYN. A typical synchronizing transmission sequence is shown in fig.2.8. DATA DATA DATA DATA Fig.2.8 Typical Sequence of Data Transmitted in Synchronous Mode

5 In case of asynchronous data communication, each character is transmitted in a frame with START and STOP bits but in synchronous communication there is no START or STOP bit. The information consisting of data or synchronizing characters are transmitted continually as a stream of logic and logic 0. In the beginning of data transmission, only synchronizing characters are transmitted and only after that the actual data transmission begins. Therefore, to synchronize the transmitter with the starting of a character, the receiver operates in a hunt mode. Initially all the bits of the data received are set. Then the data line is sampled and the received bit is put on MSB shifting rest of the bits towards right. The data so formed is compared with the synchronizing character. If the data is different than synchronizing character, the data line is again sampled and the new data is formed and compared with the synchronizing character. In this way, the receiver operated in hunt mode - making bit by bit comparison of the input stream with the value of the synchronizing character until it detects the synchronizing character. Once the desired character is detected, the receiver treats each subsequent group of n-bits as a character. The transmitter continues to send synchronizing characters to maintain the synchronization, even if the sources of data character do not have data ready for transmission. In this case the transmitter sends the synchronizing character continuously and thus the time interval between two characters is fixed. The clocks in the transmitter and receiver operate at exactly the same frequently and must be very stable to maintain synchronization for a long period of time. Typically, thousands of blocks if character can be sent without re-synchronizing the receiver.

6 In case of asynchronous communication, the data bits are sampled in the middle of the data bit to ensure that the data received is correct and this is implemented by giving a delay of T B /2 after the START pulse is detected. In case of synchronous communication, it is implemented with the help of common clock signal. The transmitted transmits the data bits on TxD line at the falling edge of clock signal and the receiver samples the RxD line on the rising edge of clock signal. Thus the data bits are sampled in the middle of each bit. In this case, the baud rate is same as the frequency of clock signal. It is possible sometimes that the special SYN character may be present in the data itself, thus making it difficult to differentiate data with the synchronizing character. In such cases, instead of single synchronizing character, two synchronizing characters SYN and SYN2, are transmitted together. The synchronization is also established when both the characters were detected together. Synchronous communication is typically used for high speed transfer of large block of data. This is because only 2% of the transmitted data is taken up by the synchronizing characters as compared to 20% for asynchronous communication.

Serial Communication Prof. James L. Frankel Harvard University. Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved.

Serial Communication Prof. James L. Frankel Harvard University. Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved. Serial Communication Prof. James L. Frankel Harvard University Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved. Overview of the Serial Protocol Simple protocol for communicating

More information

CoE3DJ4 Digital Systems Design. Chapter 5: Serial Port Operation

CoE3DJ4 Digital Systems Design. Chapter 5: Serial Port Operation CoE3DJ4 Digital Systems Design Chapter 5: Serial Port Operation Serial port 8051 includes an on-chip serial port Hardware access to the port is through TXD and RXD (Port 3 bits 1 and 0) Serial port is

More information

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Serial Port Communication Module No: CS/ES/11 Quadrant 1 e-text

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Serial Port Communication Module No: CS/ES/11 Quadrant 1 e-text e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Serial Port Communication Module No: CS/ES/11 Quadrant 1 e-text In this lecture, serial port communication will be discussed in

More information

Sender Receiver Sender

Sender Receiver Sender EEE 410 Microprocessors I Spring 04/05 Lecture Notes # 19 Outline of the Lecture Interfacing the Serial Port Basics of Serial Communication Asynchronous Data Communication and Data Framing RS232 and other

More information

1 = Enable SOD 0 = Disable SOD. Serial Output Data. Fig.12.9 SIM Instruction Format

1 = Enable SOD 0 = Disable SOD. Serial Output Data. Fig.12.9 SIM Instruction Format Lecture-67 The 8085 Serial I/O Lines: SOD & SID The 8085 microprocessor has two pins specially designed for software control serial I/O. One is called SOD (serial output data) and the other is called SID

More information

Lecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all

Lecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all Lecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all bits of a data word are transformed simultaneously. This

More information

Hierarchy of I/O Control Devices

Hierarchy of I/O Control Devices Hierarchy of I/O Control Devices 8155 I/O + Timer 2 Port (A,B), No Bidirectional HS mode (C) 4 mode timer 8253/54 Timer 6 mode timer 8255 I/O 2 Port (A,B) A is Bidirectional HS mode (C) Extra controls

More information

MCS-51 Serial Port A T 8 9 C 5 2 1

MCS-51 Serial Port A T 8 9 C 5 2 1 MCS-51 Serial Port AT89C52 1 Introduction to Serial Communications Serial vs. Parallel transfer of data Simplex, Duplex and half-duplex modes Synchronous, Asynchronous UART Universal Asynchronous Receiver/Transmitter.

More information

Addressing scheme to address a specific devices on a multi device bus Enable unaddressed devices to automatically ignore all frames

Addressing scheme to address a specific devices on a multi device bus Enable unaddressed devices to automatically ignore all frames 23. USART 23.1 Features Full-duplex operation Asynchronous or synchronous operation Synchronous clock rates up to 1/2 of the device clock frequency Asynchronous clock rates up to 1/8 of the device clock

More information

Serial communication

Serial communication Serial communication CSCI 255: Introduction to Embedded Systems Keith Vertanen Copyright 2011 Serial communication Terminology RS-232 protocol Baud rates Flow control Example Overview Develop functions

More information

EEE310 MICROPROCESSORS M. Fatih Tüysüz CHAPTER 7

EEE310 MICROPROCESSORS M. Fatih Tüysüz CHAPTER 7 EEE31 MICROPROCESSORS M. Fatih Tüysüz CHAPTER 7 CHAPTER 7 Contents Midterm Questions & Solutions Serial I/O Data Transfer Midterm Questions & Solutions Q1: a) Why Microprocessors use only two digits (

More information

COMP asynchronous buses April 5, 2016

COMP asynchronous buses April 5, 2016 All the I/O examples we have discussed use the system bus to send data between the CPU, main memory, and I/O controllers. The system bus runs at a slower clock speed than the CPU because of greater distances

More information

Chapter 9: Data Transmission

Chapter 9: Data Transmission Chapter 9: Data Transmission MULTIPLE CHOICE 1. In practical terms, parallel data transmission is sent: a. over short distances only c. over any distance b. usually over long distances d. usually over

More information

COMP2121: Microprocessors and Interfacing

COMP2121: Microprocessors and Interfacing COMP2121: Microprocessors and Interfacing Lecture 25: Serial Input/Output (II) Overview USART (Universal Synchronous and Asynchronous serial Receiver and Transmitter) in AVR http://www.cse.unsw.edu.au/~cs2121

More information

Serial I-O for Dinesh K. Sharma Electrical Engineering Department I.I.T. Bombay Mumbai (version 14/10/07)

Serial I-O for Dinesh K. Sharma Electrical Engineering Department I.I.T. Bombay Mumbai (version 14/10/07) Serial I-O for 8051 Dinesh K. Sharma Electrical Engineering Department I.I.T. Bombay Mumbai 400 076 (version 14/10/07) 1 Motivation Serial communications means sending data a single bit at a time. But

More information

8051 Serial Communication

8051 Serial Communication 8051 Serial Communication Basics of serial communication Parallel: transfers eight bits of data simultaneously over eight data lines expensive - short distance fast Serial : one bit at a time is transferred

More information

Data Communication/MIDI. Juan P Bello

Data Communication/MIDI. Juan P Bello Data Communication/MIDI Juan P Bello MIDI The Musical Instrument Digital Interface (MIDI) is a standard for communication between electronic musical instruments, which has also been applied to a larger

More information

ECE251: Thursday November 8

ECE251: Thursday November 8 ECE251: Thursday November 8 Universal Asynchronous Receiver & Transmitter Text Chapter 22, Sections 22.1.1-22.1.4-read carefully TM4C Data Sheet Section 14-no need to read this A key topic but not a lab

More information

Asynchronous Transmission. Asynchronous Serial Communications & UARTS

Asynchronous Transmission. Asynchronous Serial Communications & UARTS Asynchronous Transmission Asynchronous Serial Communications & UARTS 55:036 Embedded Systems and Systems Software asynchronous: transmitter and receiver do not share a common clock or explicitly coordinate

More information

Emulating an asynchronous serial interface (ASC0) via software routines

Emulating an asynchronous serial interface (ASC0) via software routines Microcontrollers ApNote AP165001 or æ additional file AP165001.EXE available Emulating an asynchronous serial interface (ASC0) via software routines Abstract: The solution presented in this paper and in

More information

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text

e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: 8051 Architecture Module No: CS/ES/5 Quadrant 1 e-text In this lecture the detailed architecture of 8051 controller, register bank,

More information

SCI Serial Communication Interface

SCI Serial Communication Interface SCI Serial Communication Interface Gerrit Becker James McClearen Charlie Hagadorn October 21, 2004 1 Learning Objectives of the Overview Knowledge of the general differences between serial and parallel

More information

Asynchronous Data Transfer

Asynchronous Data Transfer Asynchronous Data Transfer In asynchronous data transfer, there is no clock line between the two devices Both devices use internal clocks with the same frequency Both devices agree on how many data bits

More information

CHAPTER 4 DATA COMMUNICATION MODES

CHAPTER 4 DATA COMMUNICATION MODES USER S MANUAL CHAPTER DATA COMMUNICATION MODES. INTRODUCTION The SCC provides two independent, full-duplex channels programmable for use in any common asynchronous or synchronous data communication protocol.

More information

Advantages and disadvantages

Advantages and disadvantages Advantages and disadvantages Advantages Disadvantages Asynchronous transmission Simple, doesn't require synchronization of both communication sides Cheap, timing is not as critical as for synchronous transmission,

More information

Lecture / The Data Link Layer: Framing and Error Detection

Lecture / The Data Link Layer: Framing and Error Detection Lecture 2 6.263/16.37 The Data Link Layer: Framing and Error Detection MIT, LIDS Slide 1 Data Link Layer (DLC) Responsible for reliable transmission of packets over a link Framing: Determine the start

More information

Serial Communication. Simplex Half-Duplex Duplex

Serial Communication. Simplex Half-Duplex Duplex 1.5. I/O 135 Serial Communication Simplex Half-Duplex Duplex 136 Serial Communication Master-Slave Master Master-Multi-Slave Master Slave Slave Slave (Multi-)Master Multi-Slave Master Slave Slave Slave

More information

Universal Asynchronous Receiver / Transmitter (UART)

Universal Asynchronous Receiver / Transmitter (UART) Universal Asynchronous Receiver / Transmitter (UART) MSP432 UART 2 tj MSP432 UART ARM (AMBA Compliant) Asynchronous operation 7/8 bit transmission Master/Slave LSB/MSB first Separate RX/TX registers 4

More information

Review for Exam 3. Write 0x05 to ATD0CTL4 to set at fastest conversion speed and 10-bit conversions

Review for Exam 3. Write 0x05 to ATD0CTL4 to set at fastest conversion speed and 10-bit conversions Review for Exam 3 A/D Converter Power-up A/D converter (ATD0CTL2) Write 0x05 to ATD0CTL4 to set at fastest conversion speed and 10-bit conversions Write 0x85 to ATD0CTL4 to set at fastest conversion speed

More information

COMP 273 Winter asynchronous I/O April 5, 2012

COMP 273 Winter asynchronous I/O April 5, 2012 All the I/O examples we have discussed use the system bus to send data between the CPU, main memory, and I/O controllers. The system bus runs at a slower clock speed than the CPU because of greater distances

More information

Laboratory Finite State Machines and Serial Communication

Laboratory Finite State Machines and Serial Communication Laboratory 11 11. Finite State Machines and Serial Communication 11.1. Objectives Study, design, implement and test Finite State Machines Serial Communication Familiarize the students with Xilinx ISE WebPack

More information

A B C D E F 0480 FE B F5 3B FC F3 E 1A 1D 2A 2D 3A 3D 4A 4D 5A 5D 6A 6D 7A 7D

A B C D E F 0480 FE B F5 3B FC F3 E 1A 1D 2A 2D 3A 3D 4A 4D 5A 5D 6A 6D 7A 7D What's on the 9S12 bus as it executes a program The 9S12 Serial Communications Interface 9S12 Serial Communications Interface (SCI) Block Guide V02.05 Huang, Sections 9.2-9.6 Consider a 9S12 executing

More information

CHAPTER 5 REGISTER DESCRIPTIONS

CHAPTER 5 REGISTER DESCRIPTIONS USER S MANUAL 5 CHAPTER 5 REGISTER DESCRIPTIONS 5. INTRODUCTION This section describes the functions of the various bits in the registers of the SCC (Tables 5- and 5-2). Reserved bits are not used in this

More information

Design and Simulation of UART for Serial Communication

Design and Simulation of UART for Serial Communication Design and Simulation of UART for Serial Communication 1 Manju Wadhvani 1 Electronic and Telecommunication Engineering, Chhatisgarh Swami Vivekanand Technical university, Disha Institute of Management

More information

Chapter 2 Number Systems and Codes Dr. Xu

Chapter 2 Number Systems and Codes Dr. Xu Chapter 2 Number Systems and Codes Dr. Xu Chapter 2 Objectives Selected areas covered in this chapter: Converting between number systems. Decimal, binary, hexadecimal. Advantages of the hexadecimal number

More information

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to:

SPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to: SPART A Special Purpose Asynchronous Receiver/Transmitter Introduction In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated

More information

Chapter 11: Input/Output Organisation. Lesson 05: Asynchronous RS232C Serial Port data transfer

Chapter 11: Input/Output Organisation. Lesson 05: Asynchronous RS232C Serial Port data transfer Chapter 11: Input/Output Organisation Lesson 05: Asynchronous RS232C Serial Port data transfer Objective Understand the RS232C asynchronous data transfer and signals Learn the RS232C serial port communication

More information

ECEN 468 Advanced Logic Design Department of Electrical and Computer Engineering Texas A&M University. Lab 2

ECEN 468 Advanced Logic Design Department of Electrical and Computer Engineering Texas A&M University. Lab 2 ECEN 468 Advanced Logic Design Department of Electrical and Computer Engineering Texas A&M University (Lab exercise created by Jaeyeon Won and Jiang Hu) Lab 2 Design of UART Transmitter Purpose: In this

More information

AP16050 SAB C161V/K/O. Emulating an asynchronous serial interface (ASC) via software routines. Microcontrollers. Application Note, V 1.0, Feb.

AP16050 SAB C161V/K/O. Emulating an asynchronous serial interface (ASC) via software routines. Microcontrollers. Application Note, V 1.0, Feb. Application Note, V 1.0, Feb. 2004 SAB C161V/K/O Emulating an asynchronous serial interface (ASC) via software routines. AP16050 Microcontrollers Never stop thinking. TriCore Revision History: 2004-02

More information

International Journal of Research in Advent Technology IMPLEMENTATION OF UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER BASED ON VHDL

International Journal of Research in Advent Technology IMPLEMENTATION OF UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER BASED ON VHDL IMPLEMENTATION OF UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER BASED ON VHDL Subodh shiva kumar M.Tech in VLSI Avanthi Institute of Engineering and Technologies,Gunthapally Sskmtech1@gmail.com Abstract

More information

Interfacing a Hyper Terminal to the Flight 86 Kit

Interfacing a Hyper Terminal to the Flight 86 Kit Experiment 6 Interfacing a Hyper Terminal to the Flight 86 Kit Objective The aim of this lab experiment is to interface a Hyper Terminal to 8086 processor by programming the 8251 USART. Equipment Flight

More information

CS/ECE 5780/6780: Embedded System Design

CS/ECE 5780/6780: Embedded System Design CS/ECE 5780/6780: Embedded System Design John Regehr Lecture 16: SCI Register Configuration and Ritual SCI Register Information & Terminology The information in this lecture is found: Textbook pages 346-9.

More information

Serial Interfacing. Asynchronous Frame

Serial Interfacing. Asynchronous Frame Serial Interfacing Serial Data Transfer used by keyboards, plotters, modems and other peripherals with low data transfer rates (low bandwidth) 2 Types: Asynchronous CPU and device are not using a common

More information

(Refer Slide Time: 2:20)

(Refer Slide Time: 2:20) Data Communications Prof. A. Pal Department of Computer Science & Engineering Indian Institute of Technology, Kharagpur Lecture-15 Error Detection and Correction Hello viewers welcome to today s lecture

More information

ECE/CS 5780/6780: Embedded System Design

ECE/CS 5780/6780: Embedded System Design ECE/CS 5780/6780: Embedded System Design Scott R. Little Lecture 16: SCI Register Configuration and Ritual Scott R. Little (Lecture 16: SCI Config) ECE/CS 5780/6780 1 / 19 Administrivia Schedule This is

More information

Direct Link Networks: Building Blocks (2.1), Encoding (2.2), Framing (2.3)

Direct Link Networks: Building Blocks (2.1), Encoding (2.2), Framing (2.3) Direct Link Networks: Building Blocks (2.1), Encoding (2.2), Framing (2.3) ECPE/CS 5516: Computer Networks Originally by Scott F. Midkiff (ECpE) Modified by Marc Abrams (CS) Virginia Tech courses.cs.vt.edu/~cs5516

More information

Dallas Semiconductor DS1307 Real Time Clock. The DS 1307 is a real-time clock with 56 bytes of NV (nonvolatile)

Dallas Semiconductor DS1307 Real Time Clock. The DS 1307 is a real-time clock with 56 bytes of NV (nonvolatile) Using the MC9S12 IIC Bus with DS 1307 Real Time Clock DS1307 Data Sheet Asynchronous Serial Communications The MC9S12 Serial Communications Interface (SCI) Dallas Semiconductor DS1307 Real Time Clock The

More information

lecture 22 Input / Output (I/O) 4

lecture 22 Input / Output (I/O) 4 lecture 22 Input / Output (I/O) 4 - asynchronous bus, handshaking - serial bus Mon. April 4, 2016 "synchronous" bus = clock based (system bus clock is slower than CPU clock) "asynchronous" bus = not clock

More information

8051 Timers and Serial Port

8051 Timers and Serial Port 8051 Timers and Serial Port EE4380 Fall 2001 Class 10 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Timer: Mode 1 Operation (recap) 16 bit counter. Load the

More information

I/O Organization John D. Carpinelli, All Rights Reserved 1

I/O Organization John D. Carpinelli, All Rights Reserved 1 I/O Organization 1997 John D. Carpinelli, All Rights Reserved 1 Outline I/O interfacing Asynchronous data transfer Interrupt driven I/O DMA transfers I/O processors Serial communications 1997 John D. Carpinelli,

More information

Content beyond Syllabus. Parity checker and generator

Content beyond Syllabus. Parity checker and generator Class : SE Div: B Subject : Logic Design Content beyond Syllabus Parity checker and generator What is parity bit? The parity generating technique is one of the most widely used error detection techniques

More information

Parallel-to-Serial and Serial-to-Parallel Converters

Parallel-to-Serial and Serial-to-Parallel Converters Session 1532 Parallel-to-Serial and Serial-to-Parallel Converters Max Rabiee, Ph.D., P.E. University of Cincinnati Abstract: Microprocessors (MPUs) on a computer motherboard communicate in a parallel format

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Lecture 6 Interfaces for serial communication Year 3 CS Academic year 2017/2018 1 st Semester Lecturer: Radu Dănescu Serial communication modules on AVR MCUs Serial Peripheral

More information

In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and

In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and shift registers, which is most useful in conversion between

More information

Special Memory (SM) Bits

Special Memory (SM) Bits C Special memory bits provide a variety of status and control functions, and also serve as a means of communicating information between the CPU and your program. Special memory bits can be used as bits,

More information

Data Communication Protocol Host Computer to FAS-A

Data Communication Protocol Host Computer to FAS-A Data Communication Protocol Host Computer to FAS-A Overview This section codifies the communication protocol between an FAS-A and a host computer. Utilizing these protocols the host computer can 1) acquire

More information

Direct Link Networks. Lecture - Encoding & Framing 1. Areas for Discussion. Problems

Direct Link Networks. Lecture - Encoding & Framing 1. Areas for Discussion. Problems Areas for Discussion Direct Link s Joseph Spring School of Computer Science 3COM0088 Computer Protocols & Architecture s Based on Chapter 2, Peterson & Davie, Computer s: A Systems Approach, 3 rd Ed Problems

More information

OEM Proximity Reader with Keypad Manual REV1

OEM Proximity Reader with Keypad Manual REV1 484-52 OEM Proximity Reader with Keypad Manual REV1 Overview The 484-52 proximity keypad reader provides pin code identification to be used together with a proximity identification card. The 484-52 consists

More information

Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface

Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Figure 1-5 Intel Corporation s 8086 Microprocessor. The 8086, announced in 1978, was the first 16-bit microprocessor

More information

Parallel IO. Serial IO. Parallel vs. Serial IO. simplex vs half-duplex vs full-duplex. Wires: Full Duplex. Wires: Simplex, Half-duplex.

Parallel IO. Serial IO. Parallel vs. Serial IO. simplex vs half-duplex vs full-duplex. Wires: Full Duplex. Wires: Simplex, Half-duplex. Parallel IO Parallel IO data sent over a group of parallel wires. Typically, a clock is used for synchronization. D[15:0] clk Serial IO Serial IO data sent one bit at a time, over a single wire. A clock

More information

8-bit RISC Microcontroller. Application Note. AVR 305: Half Duplex Compact Software UART

8-bit RISC Microcontroller. Application Note. AVR 305: Half Duplex Compact Software UART AVR 305: Half Duplex Compact Software UART Features 32 Words of Code, Only Handles Baud Rates of up to 38.4 kbps with a 1 MHz XTAL Runs on Any AVR Device Only Two Port Pins Required Does Not Use Any Timer

More information

Lecture 25 March 23, 2012 Introduction to Serial Communications

Lecture 25 March 23, 2012 Introduction to Serial Communications Lecture 25 March 23, 2012 Introduction to Serial Communications Parallel Communications Parallel Communications with Handshaking Serial Communications Asynchronous Serial (e.g., SCI, RS-232) Synchronous

More information

School of Computer Science Faculty of Engineering and Computer Science Student ID Number. Lab Cover Page. Lab Date and Time:

School of Computer Science Faculty of Engineering and Computer Science Student ID Number. Lab Cover Page. Lab Date and Time: Student Information First Name School of Computer Science Faculty of Engineering and Computer Science Last Name Student ID Number Lab Cover Page Please complete all fields: Course Name: Structure and Application

More information

4.3 Digital Communication

4.3 Digital Communication Data Acquisition & Computer Control 11 4.3 Digital Communication Why digital communication (often termed digital input/output, or DIO)? Because the language of computers (and many peripheral devices) is

More information

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features of this USART interface, which is widely used for serial

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd Chapter 1 Modified by Yuttapong Jiraraksopakun Floyd, Digital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Analog Quantities Most natural quantities

More information

Features: 3 8-bit IO ports PA, PB, PC. PA can be set for Modes 0, 1, 2. PB for 0,1 and PC for mode 0 and for BSR. Modes 1 and 2 are interrupt driven.

Features: 3 8-bit IO ports PA, PB, PC. PA can be set for Modes 0, 1, 2. PB for 0,1 and PC for mode 0 and for BSR. Modes 1 and 2 are interrupt driven. Features: 3 8-bit IO ports PA, PB, PC PA can be set for Modes, 1, 2. PB for,1 and PC for mode and for BSR. Modes 1 and 2 are interrupt driven. PC has 2 4-bit parts: PC upper (PCU) and PC lower (PCL), each

More information

Temperature Sensor TMP2 PMOD Part 1

Temperature Sensor TMP2 PMOD Part 1 Temperature Sensor TMP2 PMOD Part 1 Overview of the Temperature Sensor and I 2 C Interfacing Reference Sites: Diligent Temp2 PMOD: http://www.digilentinc.com/products/detail.cfm?navpath=2,401,961&prod=pmod-tmp2

More information

C-MAX CME8000-BUS. Module Layout CME8000-BUS-LP02 RS232. Industrial Module with CME8000 receiver IC. Short Description

C-MAX CME8000-BUS. Module Layout CME8000-BUS-LP02 RS232. Industrial Module with CME8000 receiver IC. Short Description Industrial Module with CME8000 receiver IC RF Technology Specialist Short Description The CME8000 is a BiCMOS integrated straight through receiver with build in very high sensitivity and a pre-decoding

More information

Data Transmission Definition Data Transmission Analog Transmission Digital Transmission

Data Transmission Definition Data Transmission Analog Transmission Digital Transmission Data Transmission Definition Data Transmission Data transmission occurs between transmitter (sender) and receiver over some transmission medium. This transfer of data takes place via some form of transmission

More information

Serial Communication. Simplex Half-Duplex Duplex

Serial Communication. Simplex Half-Duplex Duplex 1.5. I/O 128 Serial Communication Simplex Half-Duplex Duplex 129 Serial Communication Master-Slave Master Master-Multi-Slave Master Slave Slave Slave (Multi-)Master Multi-Slave Master Slave Slave Slave

More information

LCD Display. Other I/O. LCD display Flash ROM SPI EPROM Keyboard (PS/2) UART connectors DAC ADC. 2-line, 16 character LCD display

LCD Display. Other I/O. LCD display Flash ROM SPI EPROM Keyboard (PS/2) UART connectors DAC ADC. 2-line, 16 character LCD display Other I/O LCD display Flash ROM SPI EPROM Keyboard (PS/2) UART connectors DAC ADC LCD Display 2-line, 16 character LCD display 4-bit interface Relatively easy to use once you have it mapped into your processor

More information

AD-8923-BCD. Remote Controller (BCD) INSTRUCTION MANUAL 1WMPD

AD-8923-BCD. Remote Controller (BCD) INSTRUCTION MANUAL 1WMPD AD-8923-BCD Remote Controller (BCD) INSTRUCTION MANUAL 1WMPD4002137 2010 A&D Company, Limited. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, or translated

More information

The IIC interface based on ATmega8 realizes the applications of PS/2 keyboard/mouse in the system

The IIC interface based on ATmega8 realizes the applications of PS/2 keyboard/mouse in the system Available online at www.sciencedirect.com Procedia Engineering 16 (2011 ) 673 678 International Workshop on Automobile, Power and Energy Engineering The IIC interface based on ATmega8 realizes the applications

More information

ECE 4450:427/527 - Computer Networks Spring 2017

ECE 4450:427/527 - Computer Networks Spring 2017 ECE 4450:427/527 - Computer Networks Spring 2017 Dr. Nghi Tran Department of Electrical & Computer Engineering Lecture 5.1: Link Layer Dr. Nghi Tran (ECE-University of Akron) ECE 4450:427/527 Computer

More information

Desktop Reader and Wall Reader Adaptor USER MANUAL DOCUMENT REVISIONS

Desktop Reader and Wall Reader Adaptor USER MANUAL DOCUMENT REVISIONS Desktop Reader and Wall Reader Adaptor USER MANUAL Version: 2.31 Distribution: SALTO customers DOCUMENT REVISIONS Version Date Modifications 1.2 5/03/2004 1.3 11/03/2004 Note on Wall Reader Adaptor about

More information

Menu. What is SPI? EEL 3744 EEL 3744 SPI

Menu. What is SPI? EEL 3744 EEL 3744 SPI Menu Concepts >Problems in serial communications Timing Synchronization: How do you line up the bit boundaries? Message Synchronization: How do you line up messages? Look into my... >Synchronous data solves

More information

EECS150 - Digital Design Lecture 20 - Finite State Machines Revisited

EECS150 - Digital Design Lecture 20 - Finite State Machines Revisited EECS150 - Digital Design Lecture 20 - Finite State Machines Revisited April 2, 2009 John Wawrzynek Spring 2009 EECS150 - Lec20-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks) MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT IV I/O INTERFACING PART A (2 Marks) 1. Name the three modes used by the DMA processor to transfer data? [NOV/DEC 2006] Signal transfer mode (cycling

More information

Basics of UART Communication

Basics of UART Communication Basics of UART Communication From: Circuit Basics UART stands for Universal Asynchronous Receiver/Transmitter. It s not a communication protocol like SPI and I2C, but a physical circuit in a microcontroller,

More information

TECH TIP. Tritex Modbus Protocol Specification

TECH TIP. Tritex Modbus Protocol Specification Tritex Modbus Protocol Specification Introduction This document describes Tritex s implementation of the MODBUS communication protocol used for transferring data between a serial host and an Exlar drive.

More information

User Manual. IP BiSerial BA4. Bidirectional Serial Data Interface IP Module

User Manual. IP BiSerial BA4. Bidirectional Serial Data Interface IP Module DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 sales@dyneng.com www.dyneng.com Est. 1988 User Manual IP BiSerial BA4 Bidirectional Serial Data Interface IP Module

More information

These three counters can be programmed for either binary or BCD count.

These three counters can be programmed for either binary or BCD count. S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.

More information

Serial versus Parallel Data Transfers

Serial versus Parallel Data Transfers Serial versus Parallel Data Transfers 1 SHIFT REGISTERS: CONVERTING BETWEEN SERIAL AND PARALLEL DATA Serial communications Most communications is carried out over serial links Fewer wires needed Less electronics

More information

Demo 17 - Receiving data from Host through Serial Port. Introduction:

Demo 17 - Receiving data from Host through Serial Port. Introduction: Introduction: This demo program gives an idea about receiving data from the host using the serial port in asynchronous mode at 500 baud using serial port 0. The received data will be stored in the RAM

More information

EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board. (FPGA Interfacing) Teacher: Dr.

EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board. (FPGA Interfacing) Teacher: Dr. EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board (FPGA Interfacing) Teacher: Dr. Liang Liu v.1.0.0 1 Abstract This document describes the basic behavior

More information

Chapter 6 Digital Data Communications Techniques

Chapter 6 Digital Data Communications Techniques Chapter 6 Digital Data Communications Techniques Asynchronous and Synchronous Transmission timing problems require a mechanism to synchronize the transmitter and receiver receiver samples stream at bit

More information

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n October 2012 Reference Design RD1138 Introduction The Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel conversion on data characters received from a peripheral device or a

More information

HDLC-PCIE. Synchronous Serial Card. Rev. Dec 22, Datasheet. Website:

HDLC-PCIE. Synchronous Serial Card. Rev. Dec 22, Datasheet.   Website: HDLC-PCIE Synchronous Serial Card Rev. Dec 22, 2017 HDLC-PCIE Datasheet Email: yacer@yacer.cn Website: www.yacer.cn 1 Overview... 3 1.1 Introduction... 3 1.2 Features... 3 1.3 Driver Support... 3 1.4 Applications...

More information

Tutorial for I 2 C Serial Protocol

Tutorial for I 2 C Serial Protocol Tutorial for I 2 C Serial Protocol (original document written by Jon Valdez, Jared Becker at Texas Instruments) The I 2 C bus is a very popular and powerful bus used for communication between a master

More information

Chapter 10 Sections 1,2,9,10 Dr. Iyad Jafar

Chapter 10 Sections 1,2,9,10 Dr. Iyad Jafar Starting with Serial Chapter 10 Sections 1,2,9,10 Dr. Iyad Jafar Outline Introduction Synchronous Serial Communication Asynchronous Serial Communication Physical Limitations Overview of PIC 16 Series The

More information

EECS 373 Design of Microprocessor-Based Systems

EECS 373 Design of Microprocessor-Based Systems EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 10: Serial buses October 2, 2014 Some material from: Brehob, Le, Ramadas, Tikhonov & Mahal 1 Announcements Special

More information

OUTLINE. SPI Theory SPI Implementation STM32F0 SPI Resources System Overview Registers SPI Application Initialization Interface Examples

OUTLINE. SPI Theory SPI Implementation STM32F0 SPI Resources System Overview Registers SPI Application Initialization Interface Examples SERIAL PERIPHERAL INTERFACE (SPI) George E Hadley, Timothy Rogers, and David G Meyer 2018, Images Property of their Respective Owners OUTLINE SPI Theory SPI Implementation STM32F0 SPI Resources System

More information

Application Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers

Application Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers Application Note, V1.0, Jul. 2006 AP16095 XC16x Interfacing the XC16x Microcontroller to a Serial SPI EEPROM Microcontrollers Edition 2006-07-10 Published by Infineon Technologies AG 81726 München, Germany

More information

Serial Interfaces Part 1. ECE 153B Sensor & Peripheral Interface Design Winter 2016

Serial Interfaces Part 1. ECE 153B Sensor & Peripheral Interface Design Winter 2016 Serial Interfaces Part 1 ECE 153B Sensor & Peripheral Interface Design Serial Interfaces Simple Serial Interfaces RS-232C (UART) Provides for point to point communications, primarily Among the simplest

More information

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums plc numbers - 3. 3. NUMBERS AND DATA Topics: Number bases; binary, octal,, hexa Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;

More information

11 ASYNCHRONOUS SERIAL PORTS

11 ASYNCHRONOUS SERIAL PORTS 11 ASYNCHRONOUS SERIAL PORTS 11.1 General The ETRAX 100LX contains four complete asynchronous serial receivers/ transmitters with full buffering and parity control. Each asynchronous serial port has one

More information

HDLC-ETH. Serial Ethernet Converter. Rev. Dec 20, Datasheet. Website:

HDLC-ETH. Serial Ethernet Converter. Rev. Dec 20, Datasheet.   Website: HDLC-ETH Serial Ethernet Converter Rev. Dec 20, 2017 HDLC-ETH Datasheet Email: yacer@yacer.cn Website: www.yacer.cn 1 Overview... 3 1.1 Introduction... 3 1.2 Features... 3 1.3 Applications... 3 1.4 Technical

More information

Data Representation and Binary Arithmetic. Lecture 2

Data Representation and Binary Arithmetic. Lecture 2 Data Representation and Binary Arithmetic Lecture 2 Computer Data Data is stored as binary; 0 s and 1 s Because two-state ( 0 & 1 ) logic elements can be manufactured easily Bit: binary digit (smallest

More information

Lecture (03) Binary Codes Registers and Logic Gates

Lecture (03) Binary Codes Registers and Logic Gates Lecture (03) Binary Codes Registers and Logic Gates By: Dr. Ahmed ElShafee Binary Codes Digital systems use signals that have two distinct values and circuit elements that have two stable states. binary

More information